FULLY PARALLEL ARITHMETIC ALGORITHM FOR AN N-BIT PARALLEL ADDER AND ITS OPTICAL IMPLEMENTATIONS

被引:0
|
作者
LIN, SM
KUMAZAWA, I
机构
[1] Department of Computer Science, Faculty of Engineering, Tokyo Institute of Technology, Meguro-ku, Tokyo, 152
关键词
D O I
10.1016/0030-4018(94)00548-9
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A fully parallel arithmetic algorithm is proposed for adding multiple numbers of any radix, in which Linear operations and nonlinear operations are completely separated. The algorithm can be implemented using an optical one-stage system with shifting, weighting, summing, and thresholding functions, in favor of fully utilizing the parallelism of optics. A carry ripple propagating method and a carry look-ahead method are suggested for adding longer numbers. Three kinds of optical systems, which use respectively a cylindrical lens, a lens-array, and pairs of parallel partial reflectors, are designed for optical implementation. In particular, the system based on parallel partial reflectors can be packaged into a planar optical device. Furthermore, in this system neither the encoding nor the decoding of data is necessary and the results can be directly used for following processing.
引用
收藏
页码:481 / 490
页数:10
相关论文
共 50 条
  • [41] Parallel optical random bit generator
    Li, Pu
    Li, Kunying
    Guo, Xiaomin
    Guo, Yanqiang
    Liu, Yiming
    Xu, Bingjie
    Bogris, Adonis
    Shore, K. Alan
    Wang, Yuncai
    OPTICS LETTERS, 2019, 44 (10) : 2446 - 2449
  • [42] A 64bit parallel CMOS adder for high performance processors
    Sun, XG
    Mao, ZG
    Lai, FC
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 205 - 208
  • [43] 16-bit Velocious Fault Lenient Parallel Prefix Adder
    Mohamed, Shanil N.
    Siby, T. Y.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), 2014, : 8 - 11
  • [44] 470ps 64bit parallel binary adder
    Park, J
    Ngo, HC
    Silberman, JA
    Dhong, SH
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 192 - 193
  • [45] A novel fully parallel skeletonization algorithm
    Jun Ma
    Xunhuan Ren
    Viktar Yurevich Tsviatkou
    Valery Kanstantinavich Kanapelka
    Pattern Analysis and Applications, 2022, 25 : 169 - 188
  • [46] An efficient fully parallel thinning algorithm
    Han, NH
    La, CW
    Rhee, PK
    PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON DOCUMENT ANALYSIS AND RECOGNITION, VOLS 1 AND 2, 1997, : 137 - 141
  • [47] A novel fully parallel skeletonization algorithm
    Ma, Jun
    Ren, Xunhuan
    Tsviatkou, Viktar Yurevich
    Kanapelka, Valery Kanstantinavich
    PATTERN ANALYSIS AND APPLICATIONS, 2022, 25 (01) : 169 - 188
  • [48] Lane of parallel through carry in ternary optical adder
    Yi Jin
    Huacan He
    Lirong Ai
    Science in China Series F: Information Sciences, 2005, 48 : 107 - 116
  • [49] Reversible Realization of N-bit Arithmetic Circuit for Low Power Loss ALU Applications
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 847 - 854
  • [50] ONE WAY OF REALIZATION OF A PARALLEL DIGITAL OPTICAL ADDER
    YAKIMOVICH, AP
    KVANTOVAYA ELEKTRONIKA, 1983, 10 (09): : 1944 - 1946