共 50 条
- [42] A 64bit parallel CMOS adder for high performance processors 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 205 - 208
- [43] 16-bit Velocious Fault Lenient Parallel Prefix Adder 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), 2014, : 8 - 11
- [44] 470ps 64bit parallel binary adder 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 192 - 193
- [45] A novel fully parallel skeletonization algorithm Pattern Analysis and Applications, 2022, 25 : 169 - 188
- [46] An efficient fully parallel thinning algorithm PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON DOCUMENT ANALYSIS AND RECOGNITION, VOLS 1 AND 2, 1997, : 137 - 141
- [48] Lane of parallel through carry in ternary optical adder Science in China Series F: Information Sciences, 2005, 48 : 107 - 116
- [49] Reversible Realization of N-bit Arithmetic Circuit for Low Power Loss ALU Applications 6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 847 - 854
- [50] ONE WAY OF REALIZATION OF A PARALLEL DIGITAL OPTICAL ADDER KVANTOVAYA ELEKTRONIKA, 1983, 10 (09): : 1944 - 1946