FULLY PARALLEL ARITHMETIC ALGORITHM FOR AN N-BIT PARALLEL ADDER AND ITS OPTICAL IMPLEMENTATIONS

被引：0
|
作者：
LIN, SM
KUMAZAWA, I
机构：
[1] Department of Computer Science, Faculty of Engineering, Tokyo Institute of Technology, Meguro-ku, Tokyo, 152
来源：
OPTICS COMMUNICATIONS | 1995年 / 114卷 / 5-6期
关键词：
D O I：
10.1016/0030-4018(94)00548-9
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
A fully parallel arithmetic algorithm is proposed for adding multiple numbers of any radix, in which Linear operations and nonlinear operations are completely separated. The algorithm can be implemented using an optical one-stage system with shifting, weighting, summing, and thresholding functions, in favor of fully utilizing the parallelism of optics. A carry ripple propagating method and a carry look-ahead method are suggested for adding longer numbers. Three kinds of optical systems, which use respectively a cylindrical lens, a lens-array, and pairs of parallel partial reflectors, are designed for optical implementation. In particular, the system based on parallel partial reflectors can be packaged into a planar optical device. Furthermore, in this system neither the encoding nor the decoding of data is necessary and the results can be directly used for following processing.
引用
收藏
页码：481 / 490
页数：10
相关论文
共 50 条
  • [21] Design and analysis of low-power and area efficient N-bit parallel binary comparator
    Chang Chua
    R. B. N. Kumar
    B. Sireesha
    Analog Integrated Circuits and Signal Processing, 2017, 92 : 225 - 231
  • [22] Stability of n-Bit Generalized Full Adder Circuits (GFAs). Part II
    Wasaki, Katsumi
    FORMALIZED MATHEMATICS, 2008, 16 (01): : 73 - 80
  • [23] Bit-parallel arithmetic implementations over finite fields GF(2m) with reconfigurable hardware
    Imaña, JL
    ACTA APPLICANDAE MATHEMATICAE, 2002, 73 (03) : 337 - 356
  • [24] Bit-Parallel Arithmetic Implementations over Finite Fields GF(2m) with Reconfigurable Hardware
    José Luis Imaña
    Acta Applicandae Mathematica, 2002, 73 : 337 - 356
  • [25] A Compact Design of n-Bit Ripple Carry Adder Circuit using QCA Architecture
    Sultana, Tania
    Bardhan, Rajon
    Bithee, Tangina Firoz
    Tabassum, Zinia
    Lisa, Nusrat Jahan
    2015 IEEE/ACIS 14TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2015, : 155 - 160
  • [26] OPTOELECTRONIC BUTTERFLY INTERCONNECTION ARCHITECTURE OF MODIFIED SIGNED-DIGIT ARITHMETIC SYSTEMS - FULLY PARALLEL ADDER AND SUBTRACTER
    SUN, DG
    HE, LM
    WANG, NX
    WENG, ZH
    APPLIED OPTICS, 1994, 33 (29): : 6755 - 6761
  • [27] OPTICAL IMPLEMENTATION OF PARALLEL DIGITAL ADDER AND SUBTRACTOR
    FUKUSHIMA, S
    KUROKAWA, T
    SUZUKI, H
    APPLIED OPTICS, 1990, 29 (14): : 2099 - 2106
  • [28] A Compact Realization of an n-Bit Quantum Carry Skip Adder Circuit with Optimal Delay
    Lisa, Nusrat Jahan
    Babu, Hafiz Md. Hasan
    2014 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2014, : 270 - 277
  • [29] A parallel optical implementation of arithmetic operations
    Rudi, Ali Gholami
    Jalili, Saeed
    OPTICS AND LASER TECHNOLOGY, 2013, 49 : 173 - 182
  • [30] DESIGN AND ANALYSIS OF IMPROVED LOW POWER AND HIGH-SPEED N-BIT ADDER
    Roberts, Michaelraj Kingston
    Anguraj, Parthibaraj
    Krishnan, Thiruvenkadam
    2021 INTERNATIONAL CONFERENCE ON DECISION AID SCIENCES AND APPLICATION (DASA), 2021,
12345