FULLY PARALLEL ARITHMETIC ALGORITHM FOR AN N-BIT PARALLEL ADDER AND ITS OPTICAL IMPLEMENTATIONS

被引:0
|
作者
LIN, SM
KUMAZAWA, I
机构
[1] Department of Computer Science, Faculty of Engineering, Tokyo Institute of Technology, Meguro-ku, Tokyo, 152
关键词
D O I
10.1016/0030-4018(94)00548-9
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A fully parallel arithmetic algorithm is proposed for adding multiple numbers of any radix, in which Linear operations and nonlinear operations are completely separated. The algorithm can be implemented using an optical one-stage system with shifting, weighting, summing, and thresholding functions, in favor of fully utilizing the parallelism of optics. A carry ripple propagating method and a carry look-ahead method are suggested for adding longer numbers. Three kinds of optical systems, which use respectively a cylindrical lens, a lens-array, and pairs of parallel partial reflectors, are designed for optical implementation. In particular, the system based on parallel partial reflectors can be packaged into a planar optical device. Furthermore, in this system neither the encoding nor the decoding of data is necessary and the results can be directly used for following processing.
引用
收藏
页码:481 / 490
页数:10
相关论文
共 50 条
  • [1] An n-bit adder realized via coherent optical parallel computing
    Reznychenko, Bogdan
    Mazer, Emmanuel
    Coden, Maurizio
    Collini, Elisabetta
    DiBenedetto, Carlo Nazareno
    Donval, Ariela
    Fresch, Barbara
    Gattuso, Hugo
    Gross, Noam
    Paltiel, Yossi
    Remacle, Francoise
    Striccoli, Marinella
    PROCEEDINGS OF THE 2019 FOURTH IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2019, : 146 - 152
  • [2] BUTTERFLY INTERCONNECTION IMPLEMENTATION FOR AN N-BIT PARALLEL FULL ADDER SUBTRACTOR
    SUN, DG
    XIANG, Q
    WANG, NX
    WENG, ZH
    OPTICAL ENGINEERING, 1992, 31 (07) : 1568 - 1575
  • [3] BUTTERFLY INTERCONNECTION IMPLEMENTATION FOR AN N-BIT PARALLEL RIPPLE CARRY FULL ADDER
    SUN, DG
    WENG, ZH
    APPLIED OPTICS, 1991, 30 (14): : 1781 - 1785
  • [4] Design Algorithm for N-bit Input Parallel Counters in Application to dSiPM Readout
    Giroletti, Simone
    Ratti, Lodovico
    Vacchi, Carla
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 301 - 304
  • [5] DESIGN OF COMPLETE TESTS FOR AN N-BIT ADDER
    DUBOVA, TA
    PERVOV, VV
    AUTOMATION AND REMOTE CONTROL, 1979, 40 (11) : 1685 - 1692
  • [6] n-bit Data Parallel Spin Wave Logic Gate
    Mahmoud, Abdulqader
    Vanderveken, Frederic
    Ciubotaru, Florin
    Adelmann, Christoph
    Cotofana, Sorin
    Hamdioui, Said
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 642 - 645
  • [7] 10-transistor 1-bit adders for n-bit parallel adders
    Vasefi, F
    Abid, Z
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 174 - 177
  • [8] Single Cycle XOR (SCXOR) and Stateful n-bit Parallel Adder Implementation Using 2D RRAM Crossbar
    Goswami, Bhanprakash
    Suri, Marian
    PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,
  • [9] Low-Power and Area Efficient N-bit Parallel Processors on a Chip
    Boddu, Vijaya Sree
    Reddy, B. Naresh Kumar
    Kumar, M. Kranthi
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [10] Optoelectronic Butterfly Interconnection Implementation of an n-bit Parallel Full Addition and Subtraction
    WANG Naxin
    SUN Degui
    HE Liming
    WENG Zhaoheng(Wuxi Institute of Light Industry
    ChineseJournalofLasers, 1995, (06) : 501 - 508