共 50 条
- [1] An n-bit adder realized via coherent optical parallel computing PROCEEDINGS OF THE 2019 FOURTH IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2019, : 146 - 152
- [3] BUTTERFLY INTERCONNECTION IMPLEMENTATION FOR AN N-BIT PARALLEL RIPPLE CARRY FULL ADDER APPLIED OPTICS, 1991, 30 (14): : 1781 - 1785
- [4] Design Algorithm for N-bit Input Parallel Counters in Application to dSiPM Readout PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 301 - 304
- [6] n-bit Data Parallel Spin Wave Logic Gate PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 642 - 645
- [7] 10-transistor 1-bit adders for n-bit parallel adders 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 174 - 177
- [8] Single Cycle XOR (SCXOR) and Stateful n-bit Parallel Adder Implementation Using 2D RRAM Crossbar PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,
- [9] Low-Power and Area Efficient N-bit Parallel Processors on a Chip 2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,