3-MASK SELF-ALIGNED MOS TECHNOLOGY

被引：0
|
作者：
MAI, CC [1 ]
CHAN, TC [1 ]
PALMER, RB [1 ]
机构：
[1] MOSTEK CORP,WORCESTER,MA 01606
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1973年 / ED20卷 / 12期
关键词：
D O I：
10.1109/T-ED.1973.17813
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1162 / 1164
页数：3
相关论文
共 50 条
  • [41] A self-aligned silicide technology with the Mo/Ti bilayer system
    Industrial Microelectronics Center, P.O. Box 1084, S-164 21 Kista, Sweden
    不详
    Vide: Science, Technique et Applications, 1997, 53 (283 SUPPL.): : 116 - 117
  • [42] Self-aligned block technology: a step towards further scaling
    Lazzarino, Frederic
    Mohanty, Nihar
    Feurprier, Yannick
    Huli, Lior
    Vinh Luong
    Demand, Marc
    Decoster, Stefan
    Gonzalez, Victor Vega
    Ryckaert, Julien
    Kim, Ryan Ryoung Han
    Mallik, Arindam
    Leray, Philippe
    Wilson, Chris
    Boemmels, Jurgen
    Kumar, Kaushik
    Nafus, Kathleen
    deVilliers, Anton
    Smith, Jeffrey
    Fonseca, Carlos
    Bannister, Julie
    Scheer, Steven
    Tokei, Zsolt
    Piumi, Daniele
    Barla, Kathy
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VI, 2017, 10149
  • [43] SELF-ALIGNED ION IMPLANT MASKING FOR CMOS VLSI TECHNOLOGY
    PIMBLEY, JM
    GHEZZO, M
    ELECTRON DEVICE LETTERS, 1982, 3 (04): : 99 - 100
  • [44] A REFINED SALICIDE (SELF-ALIGNED SILICIDE) TECHNOLOGY FOR CMOS PROCESSING
    NORSTROM, H
    BUCHTA, R
    LINDBERG, A
    JOHANSSON, T
    GUSTAFSSON, U
    NYGREN, S
    OSTLING, M
    PETERSSON, CS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C123 - C124
  • [45] WSiN self-aligned gate GaAs-MESFET technology
    Yamasaki, Kimiyoshi
    Hyuga, Fumiaki
    Tokumitsu, Masami
    Yamane, Yasuro
    NTT R and D, 1996, 45 (01): : 47 - 52
  • [46] THE USE OF TISI2 IN A SELF-ALIGNED SILICIDE TECHNOLOGY
    TING, CY
    IYER, S
    OSBURN, CM
    HU, GJ
    SCHWEIGHART, AM
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C326 - C326
  • [47] OPTIMIZATION OF A SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR SUBMICRON TECHNOLOGY
    LEVY, D
    DELPECH, P
    PAOLI, M
    MASUREL, C
    VERNET, M
    BRUN, N
    JEANNE, JP
    GONCHOND, JP
    ADAHANIFI, M
    HAOND, M
    DOUVILLE, TT
    MINGAM, H
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (04) : 168 - 175
  • [48] A novel self-aligned double-gate TFT technology
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 530 - 532
  • [49] A SUPER SELF-ALIGNED HIGH-SPEED CMOS TECHNOLOGY
    CHIU, TY
    VOSHCHENKOV, AM
    CHIN, GM
    LEE, KF
    HANSON, RC
    LAU, MY
    SOO, DC
    MORRIS, MD
    ARCHER, VD
    FINEGAN, SN
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2366 - 2367
  • [50] THE DESIGN AND CHARACTERIZATION OF NONOVERLAPPING SUPER SELF-ALIGNED BICMOS TECHNOLOGY
    CHIU, TY
    CHIN, GM
    LAU, MY
    HANSON, RC
    MORRIS, MD
    LEE, KF
    LIU, MTY
    VOSCHENKOV, AM
    SWARTZ, RG
    ARCHER, VD
    FINEGAN, SN
    FEUER, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (01) : 141 - 150
12345