THE COUNTERFLOW PIPELINE PROCESSOR ARCHITECTURE

被引：60

作者：

SPROULL, RF ^{[1
]}

SUTHERLAND, IE ^{[1
]}

MOLNAR, CE ^{[1
]}

机构：

[1] WASHINGTON STATE UNIV,INST BIOMED COMP,PULLMAN,WA 99164

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1994年 / 11卷 / 03期

关键词：

D O I：

10.1109/MDT.1994.303847

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In a counterflow pipeline processor, instructions and results flow in opposite directions through a pipeline, interacting as they pass. Although detailed simulations of a complete processor design are not yet available, the architecture promises regularity in chip layout, local control to avoid performance limitations, and simplicity that may lead to provably correct designs. Moreover, CFPP designs allow asynchronous implementations more readily than conventional pipeline designs.

引用

页码：48 / 59

页数：12

共 50 条

[1] Throughput in a Counterflow Pipeline Processor
Severson, A.
Nelson, B.
Computer Architecture News, 1995, 23 (01)
[2] Synchronous implementation of a counterflow pipeline processor
Janik, KJ
Lu, SL
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 69 - 72
[3] Survey of the counterflow pipeline processor architectures
Balaji, P
Mahmoud, W
Ososanya, E
Thangarajan, K
PROCEEDINGS OF THE THIRTY-FOURTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2002, : 1 - 5
[4] On the correctness of the Sproull Counterflow Pipeline Processor
Lucassen, PG
Udding, JT
SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 112 - 120
[5] Asynchronous implementation of the SCPP-A counterflow pipeline processor
Korver, WHFJ
Nedelchev, IM
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (05): : 287 - 294
[6] GALA approach in design of asynchronous control for Counterflow Pipeline Processor
Varshavsky, V
Marakhovsky, V
FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 73 - 78
[7] ELECTROOPTIC SYSTOLIC PROCESSOR WITH A PIPELINE ARCHITECTURE
GOEDGEBUER, JP
BUTTERLIN, N
PORTE, H
OPTICS LETTERS, 1995, 20 (16) : 1719 - 1721
[8] Designing control logic for counterflow pipeline processor using Petri nets
Yakovlev, A
FORMAL METHODS IN SYSTEM DESIGN, 1998, 12 (01) : 39 - 71
[9] Designing Control Logic for Counterflow Pipeline Processor Using Petri Nets
Alexandre Yakovlev
Formal Methods in System Design, 1998, 12 : 39 - 71
[10] VLSI ARCHITECTURE FOR PIPELINE FFT PROCESSOR.
Takahashi, Yukio
Sekine, Satoshi
Systems and Computers in Japan, 1987, 18 (12): : 18 - 28

← 1 2 3 4 5 →