An Alternate Approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects

被引:1
|
作者
Saini, Sandeep [1 ]
Kumar, A. Mahesh [1 ]
Veeramachaneni, Sreehari [1 ]
Srinivas, M. B. [2 ]
机构
[1] Int Inst Informat Technol Hyderabad, Ctr VLSI & Embedded Syst Technol, Hyderabad 500032, Andhra Pradesh, India
[2] Birla Inst Technol & Sci, Elect & Commun Engn, Hyderabad 500078, Andhra Pradesh, India
关键词
Buffer Insertion; Power Reduction; Delay Reduction;
D O I
10.1166/jolpe.2010.1090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In VLSI interconnects, buffers are used to restore the signal level affected by the parasitic such as line capacitance, inductance, etc.. However buffers have a certain switching time that contributes to overall signal delay. Further, transitions that occur in interconnects give rise to crosstalk delay. Thus the overall delay in interconnects is due to the combined effect of both buffers and the crosstalk delay. In this work, replacement of buffers with Schmitt trigger is proposed for signal restoration. Since the threshold voltage of Schmitt trigger can be designed to be lower than that of buffer, signal can rise early while a large noise margin of Schmitt trigger helps in reducing the noise glitches due to crosstalk. Simulation results show that the Schmitt trigger approach gives 20% delay reduction as compared to 10.4% in case of buffer.
引用
收藏
页码:429 / 435
页数:7
相关论文
共 50 条
  • [1] An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects
    Saini, Sandeep
    Kumar, A. Mahesh
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 411 - +
  • [2] Schmitt Trigger as an Alternative to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects
    Saini, Sandeep
    Kumar, A. Mahesh
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 922 - +
  • [3] Encoding with repeater insertion for minimizing delay in VLSI interconnects
    Raghunandan, C.
    Sainarayanan, K. S.
    Srinivas, M. B.
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 205 - +
  • [4] An improved RC model for VLSI interconnects with applications to buffer insertion
    Al-Taee, Alaa R.
    Yuan, Fei
    Ye, Andy
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 79 (01) : 105 - 113
  • [5] An improved RC model for VLSI interconnects with applications to buffer insertion
    Alaa R. Al-Taee
    Fei Yuan
    Andy Ye
    Analog Integrated Circuits and Signal Processing, 2014, 79 : 105 - 113
  • [6] An optimized buffer insertion algorithm with delay-power constraints for VLSI layouts
    Uttraphan, Chessda
    Shaikh-Husin, Nasir
    Khalil-Hani, Mohamed
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 844 - 861
  • [7] Reduction of Crosstalk Noise and Delay in VLSI Interconnects Using Schmitt Trigger as a Buffer and Wire Sizing
    Singh, Shikha
    Verma, V. Sulochana
    ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 677 - 686
  • [8] Variability Aware Low-Power Delay Optimal Buffer Insertion for Global Interconnects
    Narasimhan, Ashok
    Sridhar, Ramalingam
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (12) : 3055 - 3063
  • [9] Leveraging delay slack in flip-flop and buffer insertion for power reduction
    Simonson, L
    Tam, KH
    Akkiraju, T
    Mohan, M
    He, L
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 69 - 74
  • [10] An Optimization Algorithm for Simultaneous Routing and Buffer Insertion with Delay-Power Constraints in VLSI Layout Design
    Uttraphan, C.
    Shaikh-Husin, N.
    Hani, M. Khalil
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 357 - +