RELIABILITY-ANALYSIS AND DESIGN OF A FAULT-TOLERANT RANDOM-ACCESS MEMORY SYSTEM

被引：2
|
作者：
KONTOLEON, JM
STERGIOU, A
机构：
[1] Department of Electrical Engineering, University of Thessaloniki, Thessaloniki
来源：
MICROELECTRONICS AND RELIABILITY | 1991年 / 31卷 / 06期
关键词：
D O I：
10.1016/0026-2714(91)90288-I
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The design of a modular RAM system which is organized in a number of memory cards is examined. Two important factors are taken into account: the size of the memory chips used in a particular memory design, and the number of memory partitions which gives the maximum memory system reliability. Expressions are derived for three memory designs using two extreme failure models for the memory chips. These provide upper and lower bounds for the card and the entire memory system reliability, and allow the selection of an optimal configuration for a memory system which has a specified capacity and word length with (1) SEC or (2) SED-DED codes with spare memory cards.
引用
收藏
页码：1063 / 1067
页数：5
相关论文
共 50 条
  • [31] FAULT-TOLERANT CHIPS INCREASE SYSTEM RELIABILITY
    OLSON, T
    COMPUTER DESIGN, 1986, 25 (06): : 75 - 80
  • [32] Reliability Indicators for Automatic Design and Analysis of Fault-Tolerant FPGA Systems
    Lojda, Jakub
    Podivinsky, Jakub
    Kotasek, Zdenek
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [33] Reliability verification of fault-tolerant systems design based on mutation analysis
    Vargas, F
    Bezerra, E
    Terroso, A
    Barros, D
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 55 - 58
  • [34] Random-access memory with high reliability characteristics. 1
    Bernshtein, A.S.
    Tomfel'd, Yu.L.
    Shagaev, I.V.
    Avtomatika i Telemekhanika, 1992, (03): : 145 - 152
  • [35] Reliability analysis of a fault-tolerant sorting network
    Sharma, NK
    Tagle, PU
    GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 1403 - 1407
  • [36] RELIABILITY AND SAFETY ANALYSIS OF A FAULT-TOLERANT CONTROLLER
    JOHNSON, BW
    AYLOR, JH
    IEEE TRANSACTIONS ON RELIABILITY, 1986, 35 (04) : 355 - 362
  • [37] A PROPOSED SEU TOLERANT DYNAMIC RANDOM-ACCESS MEMORY (DRAM) CELL
    AGRAWAL, GR
    MASSENGILL, LW
    GULATI, K
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2035 - 2042
  • [38] RELIABILITY MODELING AND ANALYSIS OF FAULT-TOLERANT MEMORIES
    COX, GW
    CARROLL, BD
    IEEE TRANSACTIONS ON RELIABILITY, 1978, 27 (01) : 49 - 54
  • [39] IMPLEMENTATION OF AN EXPERIMENTAL FAULT-TOLERANT MEMORY SYSTEM
    CARTER, WC
    MCCARTHY, CE
    IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (06) : 557 - 568
  • [40] A Numerical Simulation Approach for Reliability Analysis of Fault-tolerant Repairable System
    Liang, Xiaofeng
    Yi, Hong
    Zhang, Yufang
    Li, Dan
    PROCEEDINGS OF 2009 8TH INTERNATIONAL CONFERENCE ON RELIABILITY, MAINTAINABILITY AND SAFETY, VOLS I AND II: HIGHLY RELIABLE, EASY TO MAINTAIN AND READY TO SUPPORT, 2009, : 191 - +
12345