A 32-BIT RISC CPU IMPLEMENTED IN GAAS

被引：0
|
作者：
GEIDEMAN, WA [1 ]
NIEDERLAND, RA [1 ]
HARRINGTON, DL [1 ]
机构：
[1] MCDONNELL DOUGLAS ELECTR SYST CO,HUNTINGTON BEACH,CA 92647
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1990年 / 30卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(90)90229-3
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the architecture, design and performance of a 32-bit RISC microprocessor chip implemented using enhancement mode junction field effect transistor (JFET) technology in GaAs. The chip operated at a maximum speed in excess of 80 MHz with one instruction per cycle. © 1989.
引用
收藏
页码：127 / 133
页数：7
相关论文
共 50 条
  • [31] 32-Bit Processor Replaces 8-bit CPU.
    Barth, Andrew
    Elektronik Munchen, 1983, 32 (17): : 35 - 38
  • [32] A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU
    Miura, S
    Ayukawa, K
    Watanabe, T
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 358 - 363
  • [33] A 32-bit RISC microprocessor with DSP functionality: Rapid prototyping
    Moon, BI
    Ryu, DR
    Hong, JW
    Lee, TY
    Moon, S
    Lee, YS
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (05): : 1339 - 1347
  • [34] MIPS adds 16-/32-bit RISC ISA
    Weiss, R
    COMPUTER DESIGN, 1996, 35 (12): : 20 - 20
  • [35] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE.
    Stockton, John F.
    Farrell III, James J.
    Electronic Products (Garden City, New York), 1986, 28 (24): : 44 - 51
  • [36] A 32-bit RISC microprocessor with DSP functionality: Rapid prototyping
    Moon, B.I. (blue@dubiki.yonsei.ac.kr), 2001, Institute of Electronics, Information and Communication, Engineers, IEICE (E84-A)
  • [37] 32-BIT RISC CHIP RIPS THROUGH 5 MIPS
    OHR, S
    ELECTRONIC DESIGN, 1986, 34 (05) : 27 - 28
  • [38] Multimedia 32-bit RISC packs in 2 Mbytes of DRAM
    不详
    COMPUTER DESIGN, 1996, 35 (08): : 110 - 111
  • [39] Design of 32 bit Asynchronous RISC CPU Using Micropipeline
    Srivastva, Pranjal
    Yadav, Pritesh Kumar
    Misra, Prasanna Kumar
    2018 CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (CICT'18), 2018,
  • [40] 32-BIT CPU NEARS VAX BY CUTTING WAIT STATES
    OHR, S
    ELECTRONIC DESIGN, 1985, 33 (24) : 46 - 46
12345