APPLICATION-SPECIFIC CMOS OUTPUT DRIVER CIRCUIT-DESIGN TECHNIQUES TO REDUCE SIMULTANEOUS SWITCHING NOISE

被引:58
|
作者
SENTHINATHAN, R [1 ]
PRINCE, JL [1 ]
机构
[1] UNIV ARIZONA,DEPT ELECT & COMP ENGN,CTR ELECTR PACKAGING RES,TUCSON,AZ 85721
关键词
11;
D O I
10.1109/4.262016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Application specific CMOS circuit design techniques to reduce simultaneous switching noise (SSN-also known as Delta-I noise or ground bounce) were analyzed. Detailed investigation on the CMOS output driver switching current components was performed. The limitations in using current controlled (CC) CMOS output drivers in high-speed (> 30 MHz) design applications are explained. Application specific, high-speed, controlled slew rate (CSR) CMOS output drivers were studied and designed. For a given device channel length, once the predriver and driver device sizes are fixed, the performance (speed, switching noise, sink/source capabilities) is determined. With controlled slew rate output drivers, more than 50% improvement was found in the input receiver noise immunity (measure of maximum tolerable SSN) compared to conventional drivers, while the speed and sink/source capabilities are preserved. This effective SSN reduction improvement is achieved with only a small increase in output driver silicon area. The CSR output driver uses distributed and weighted switching driver segments to control the output driver's slew rate for a given load capacitance. These CSR CMOS output drivers were compared with standard CMOS output drivers, showing significant reduction in effective switching noise pulse width.
引用
收藏
页码:1383 / 1388
页数:6
相关论文
共 37 条
  • [21] Application of design of experiments methodology to model the effect of multiple parameters on simultaneous switching noise
    Zilaro, P
    Giotta, P
    Hawks, D
    Macias, C
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 79 - 85
  • [22] Co-design and co-simulation approach to reduce I/O simultaneous switching noise
    Takahashi N.
    Journal of Japan Institute of Electronics Packaging, 2010, 13 (04) : 253 - 258
  • [23] SET and noise fault tolerant circuit design techniques: Application to 7 nm FinFET
    Calomarde, A.
    Amat, E.
    Moll, F.
    Vigara, J.
    Rubio, A.
    MICROELECTRONICS RELIABILITY, 2014, 54 (04) : 738 - 745
  • [24] Low power design for the output-driver circuit of integrated Bi-coms DC/DC switching regulator controller
    Wang, H.Y.
    Li, Y.M.
    Chen, H.Y.
    2001, Southeast University (24):
  • [25] A Gate Driver Circuit Design for SiC MOSFET based Three Level NPC Inverter with Reduced High Frequency Switching Noise
    Shitole, Amardeep B.
    Suryawanshi, H. M.
    Talapur, Girish G.
    Chanekar, Abhishek A.
    2017 NATIONAL POWER ELECTRONICS CONFERENCE (NPEC), 2017, : 185 - 190
  • [26] Application of asymptotic waveform evaluation to eigenmode expansion method for analysis of simultaneous switching noise in printed circuit boards (PCBs)
    Liu, Ping
    Li, Zheng-Fan
    Han, Guo-Bing
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2006, 48 (03) : 485 - 492
  • [27] Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs
    Chang, Kuei-Chung
    Shen, Jih-g Shen
    Chen, Ten-Fu
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 143 - 148
  • [28] New simultaneous switching noise analysis and modeling for high-speed and high-density CMOS IC package design
    Eo, Y
    Eisenstadt, WR
    Jeong, JY
    Kwon, OK
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 303 - 312
  • [29] Chip-level performance maximization using ASIS (Application-specific Interconnect Structure) wiring design concept for 45 nm CMOS devices
    Oda, N
    Imura, H
    Kawahara, N
    Tagami, M
    Kunishima, H
    Sone, S
    Ohnishi, S
    Yamada, K
    Kakuhara, Y
    Sekine, M
    Hayashi, Y
    Ueno, K
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 1045 - 1048
  • [30] Chip-level performance maximization using ASIS (Application-specific Interconnect Structure) wiring design concept for 45 nm CMOS generation
    Oda, Noriaki
    Imurai, Hironori
    Kawahara, Naoyoshi
    Tagami, Masayoshi
    Kunishima, Hiroyuki
    Sone, Shuji
    Ohnishi, Sadayuki
    Yamada, Kenta
    Kakuhara, Yumi
    Sekine, Makoto
    Hayashi, Yoshihiro
    Ueno, Kazuyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 848 - 855