2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS - COMMENT

被引:1
|
作者
CHOW, CN
机构
关键词
D O I
10.1049/el:19860905
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1319 / 1320
页数:2
相关论文
共 50 条
  • [1] 2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS
    ANDREW, R
    ELECTRONICS LETTERS, 1985, 21 (21) : 1001 - 1002
  • [2] 2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS - REPLY
    ANDREW, R
    ELECTRONICS LETTERS, 1986, 22 (25) : 1320 - 1320
  • [3] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
    LERNER, SB
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (02): : 265 - &
  • [4] Hazard location and elimination in asynchronous circuits
    Wong, EMC
    Gong, J
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 347 - 350
  • [5] Hazard checking of timed asynchronous circuits revisited
    Beal, Frederoc
    Yoneda, Tomohiro
    Myers, Chris J.
    SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 51 - +
  • [6] HAZARD ANALYSIS IN ASYNCHRONOUS LOGIC-CIRCUITS
    CHEBOTAREV, AN
    CYBERNETICS, 1987, 23 (05): : 599 - 607
  • [7] On the Design of Hazard free Reversible Asynchronous Circuits
    Nagamani, A. N.
    Agrawal, Vinod Kumar
    Bhat, Shruti J.
    Vandana, J.
    Vidya, V.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [8] Hazard Checking of Timed Asynchronous Circuits Revisited
    Beal, Frederic
    Yoneda, Tomohiro
    Myers, Chris J.
    FUNDAMENTA INFORMATICAE, 2008, 88 (04) : 411 - 435
  • [9] Hazard-free synthesis and decomposition of asynchronous circuits
    Chen, RD
    Jou, JM
    Shiau, YH
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 185 - 188
  • [10] LINEAR-PROGRAMMING FOR HAZARD ELIMINATION IN ASYNCHRONOUS CIRCUITS
    LAVAGNO, L
    SHENOY, N
    SANGIOVANNIVINCENTELLI, A
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 137 - 160