Hazard Checking of Timed Asynchronous Circuits Revisited

被引:0
|
作者
Beal, Frederic [1 ]
Yoneda, Tomohiro [2 ]
Myers, Chris J. [3 ]
机构
[1] Tokyo Inst Technol, Tokyo 152, Japan
[2] Natl Inst Informat, Tokyo, Japan
[3] Univ Utah, Salt Lake City, UT USA
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a new approach for the hazard checking of timed asynchronous circuits. Previous papers proposed either exact algorithms, which suffer from state-space explosion, or efficient algorithms which use ( conservative) approximations to avoid state-space explosion, but have the drawback of a rather conservative definition of failure states, which results in the rejection of designs which are valid. Algorithms based on [1], extending it to the timed case [7], while being very efficient, are unable to handle circuits with internal loops, which prevents their use in some cases. We propose a new approach to the problem in order to overcome the mentioned limitations, without sacrificing efficiency. To do so, we first introduce a general framework targeted at the conservative checking of safety failures. This framework is not restricted to the checking of timed asynchronous circuits. Then, we propose a new ( conservative) semantics to timed circuits, in order to use the proposed framework for hazard checking of such circuits. Using this framework with the proposed semantics yields an efficient algorithm that solves the limitations of the previous approaches.
引用
收藏
页码:411 / 435
页数:25
相关论文
共 50 条
  • [1] Hazard checking of timed asynchronous circuits revisited
    Beal, Frederoc
    Yoneda, Tomohiro
    Myers, Chris J.
    SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 51 - +
  • [2] Timed verification of asynchronous circuits
    Moller, J
    Hulgaard, H
    Andersen, HR
    CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 274 - 312
  • [3] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
    Nelson, Curtis A.
    Myers, Chris J.
    Yoneda, Tomohiro
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 592 - 605
  • [4] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
    Nelson, CA
    Myers, CJ
    Yoneda, T
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 424 - 431
  • [5] Conformance and mirroring for timed asynchronous circuits
    Zhou, B
    Yoneda, T
    Schlingloff, BH
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 341 - 346
  • [6] High level synthesis of timed asynchronous circuits
    Yoneda, T
    Matsumoto, A
    Kato, M
    Myers, C
    11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 178 - 189
  • [7] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
    LERNER, SB
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (02): : 265 - &
  • [8] Hazard location and elimination in asynchronous circuits
    Wong, EMC
    Gong, J
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 347 - 350
  • [9] Designing Self-timed Asynchronous Circuits with Chisel
    Zhang, Jilin
    Qian, Chunqi
    Huo, Dexuan
    Zhang, Jian
    Chen, Hong
    2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33
  • [10] Verification of bounded delay asynchronous circuits with timed traces
    Yoneda, T
    Zhou, B
    Schlingloff, BH
    ALGEBRAIC METHODOLOGY AND SOFTWARE TECHNOLOGY, 1999, 1548 : 59 - 73