共 50 条
- [1] Hazard checking of timed asynchronous circuits revisited SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, : 51 - +
- [2] Timed verification of asynchronous circuits CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 274 - 312
- [4] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 424 - 431
- [5] Conformance and mirroring for timed asynchronous circuits PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 341 - 346
- [6] High level synthesis of timed asynchronous circuits 11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 178 - 189
- [7] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (02): : 265 - &
- [8] Hazard location and elimination in asynchronous circuits ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 347 - 350
- [9] Designing Self-timed Asynchronous Circuits with Chisel 2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33
- [10] Verification of bounded delay asynchronous circuits with timed traces ALGEBRAIC METHODOLOGY AND SOFTWARE TECHNOLOGY, 1999, 1548 : 59 - 73