共 50 条
- [22] LINEAR-PROGRAMMING FOR HAZARD ELIMINATION IN ASYNCHRONOUS CIRCUITS JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 137 - 160
- [23] Critical hazard free test generation for asynchronous circuits 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 203 - 208
- [24] Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1563 - 1566
- [25] A method for determining whether asynchronous circuits are self-checking PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 472 - 477
- [26] DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS MODULAR CIRCUITS JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (04): : 271 - 287
- [28] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188
- [29] Timed Discrete Event System Approach to Online Testing of Asynchronous Circuits 2015 23RD MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION (MED), 2015, : 341 - 348
- [30] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100