Hazard Checking of Timed Asynchronous Circuits Revisited

被引:0
|
作者
Beal, Frederic [1 ]
Yoneda, Tomohiro [2 ]
Myers, Chris J. [3 ]
机构
[1] Tokyo Inst Technol, Tokyo 152, Japan
[2] Natl Inst Informat, Tokyo, Japan
[3] Univ Utah, Salt Lake City, UT USA
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a new approach for the hazard checking of timed asynchronous circuits. Previous papers proposed either exact algorithms, which suffer from state-space explosion, or efficient algorithms which use ( conservative) approximations to avoid state-space explosion, but have the drawback of a rather conservative definition of failure states, which results in the rejection of designs which are valid. Algorithms based on [1], extending it to the timed case [7], while being very efficient, are unable to handle circuits with internal loops, which prevents their use in some cases. We propose a new approach to the problem in order to overcome the mentioned limitations, without sacrificing efficiency. To do so, we first introduce a general framework targeted at the conservative checking of safety failures. This framework is not restricted to the checking of timed asynchronous circuits. Then, we propose a new ( conservative) semantics to timed circuits, in order to use the proposed framework for hazard checking of such circuits. Using this framework with the proposed semantics yields an efficient algorithm that solves the limitations of the previous approaches.
引用
收藏
页码:411 / 435
页数:25
相关论文
共 50 条
  • [21] 2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS - REPLY
    ANDREW, R
    ELECTRONICS LETTERS, 1986, 22 (25) : 1320 - 1320
  • [22] LINEAR-PROGRAMMING FOR HAZARD ELIMINATION IN ASYNCHRONOUS CIRCUITS
    LAVAGNO, L
    SHENOY, N
    SANGIOVANNIVINCENTELLI, A
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 137 - 160
  • [23] Critical hazard free test generation for asynchronous circuits
    Khoche, A
    Brunvand, E
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 203 - 208
  • [24] Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools
    Saifhashemi, Arash
    Huang, Hsin-Ho
    Bhalerao, Priyanka
    Beerel, Peter A.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1563 - 1566
  • [25] A method for determining whether asynchronous circuits are self-checking
    Liebelt, MJ
    Lim, CC
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 472 - 477
  • [26] DESIGN OF TOTALLY SELF-CHECKING ASYNCHRONOUS MODULAR CIRCUITS
    DAVID, R
    THEVENODFOSSE, P
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (04): : 271 - 287
  • [27] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 19 - 35
  • [28] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188
  • [29] Timed Discrete Event System Approach to Online Testing of Asynchronous Circuits
    Biswal, Pradeep Kumar
    Biswas, Santosh
    2015 23RD MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION (MED), 2015, : 341 - 348
  • [30] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS
    MOON, CW
    STEPHAN, PR
    BRAYTON, RK
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100