共 50 条
- [41] Synthesis of hazard-free asynchronous circuits based on characteristic graph IEEE Trans Comput, (1246-1263):
- [44] Verification of asynchronous circuits by BDD-based model checking of Petri nets APPLICATION AND THEORY OF PETRI NETS 1995, 1995, 935 : 374 - 391
- [46] Performance evaluation of asynchronous circuits with choice using abstract Probabilistic Timed Petri Nets IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 422 - +
- [47] Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits 27TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2021), 2021, : 17 - 24
- [48] Parametric Timed Model Checking for Guaranteeing Timed Opacity AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2019), 2019, 11781 : 115 - 130