2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS - COMMENT

被引：1
|
作者：
CHOW, CN
机构：
来源：
ELECTRONICS LETTERS | 1986年 / 22卷 / 25期
关键词：
D O I：
10.1049/el:19860905
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1319 / 1320
页数：2
相关论文
共 50 条
  • [21] Synthesis of hazard-free asynchronous circuits based on characteristic graph
    Lin, KJ
    Kuo, CW
    Lin, CS
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (11) : 1246 - 1263
  • [22] SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS
    LAVAGNO, L
    KEUTZER, K
    SANGIOVANNIVINCENTELLI, AL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) : 61 - 86
  • [23] A new initialization technique for asynchronous circuits
    Raahemifar, K
    Ahmadi, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 581 - 584
  • [24] A new initialization technique for asynchronous circuits
    Raahemifar, K
    Yuan, F
    Mohammadi, FA
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1099 - 1104
  • [25] HAZARD FREE DESIGN OF MIXED OPERATING MODE ASYNCHRONOUS SEQUENTIAL-CIRCUITS
    CHIANG, JS
    RADHAKRISHNAN, D
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (01) : 23 - 37
  • [26] A new methodology for the design of asynchronous digital circuits
    Nanda, K
    Desai, SK
    Roy, SK
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 342 - 347
  • [27] A New Approach and Tool in Verifying Asynchronous Circuits
    Nguyen, Tin T.
    Khoi-Nguyen Le-Huu
    Bui, Thang H.
    Anh-Vu Dinh-Duc
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 152 - 157
  • [28] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
    Nelson, CA
    Myers, CJ
    Yoneda, T
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 424 - 431
  • [29] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
    Nelson, Curtis A.
    Myers, Chris J.
    Yoneda, Tomohiro
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 592 - 605
  • [30] Asynchronous Arbitration Primitives for New Generation of Circuits and Systems
    Mokhov, Andrey
    Sokolov, Danil
    Khomenko, Victor
    Yakovlev, Alex
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 81 - 84
12345