CAD REVISION PACKS LOGIC TIGHTLY ON CHIPS

被引：0
|
作者：
SMITH, K
机构：
来源：
ELECTRONICS-US | 1981年 / 54卷 / 25期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：82 / +
页数：1
相关论文
共 50 条
  • [41] The Modal Logic of Bayesian Belief Revision
    William Brown
    Zalán Gyenis
    Miklós Rédei
    Journal of Philosophical Logic, 2019, 48 : 809 - 824
  • [42] Characterization Theorems for Revision of Logic Programs
    Schwind, Nicolas
    Inoue, Katsumi
    LOGIC PROGRAMMING AND NONMONOTONIC REASONING (LPNMR 2013), 2013, 8148 : 485 - 498
  • [43] The Modal Logic of Bayesian Belief Revision
    Brown, William
    Gyenis, Zalan
    Redei, Miklos
    JOURNAL OF PHILOSOPHICAL LOGIC, 2019, 48 (05) : 809 - 824
  • [44] Iterated belief revision and conditional logic
    Giordano L.
    Gliozzi V.
    Olivetti N.
    Studia Logica, 2002, 70 (1) : 23 - 47
  • [45] Interrogative Belief Revision in Modal Logic
    Enqvist, Sebastian
    JOURNAL OF PHILOSOPHICAL LOGIC, 2009, 38 (05) : 527 - 548
  • [46] Tightly integrated probabilistic description logic programs for the semantic Web
    Cali, Andrea
    Lukasiewicz, Thomas
    LOGIC PROGRAMMING, PROCEEDINGS, 2007, 4670 : 428 - +
  • [47] An efficient FPGA technology mapping tightly coupled with logic minimization
    Yi, K
    Ohm, SY
    Jhon, CS
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10) : 1807 - 1812
  • [48] Improving the efficiency of inductive logic programming through the use of query packs
    Blockeel, H
    Dehaspe, L
    Demoen, B
    Janssens, G
    Ramon, J
    Vandecasteele, H
    JOURNAL OF ARTIFICIAL INTELLIGENCE RESEARCH, 2002, 16 : 135 - 166
  • [49] MULTIPLE-DRAIN MOS PACKS IN VERY FAST LOGIC GATES
    DREYFACK, K
    ELECTRONICS, 1980, 53 (13): : 73 - 74
  • [50] COMPUTER-AIDED LOGIC SYNTHESIS FOR VLSI CHIPS
    MUROGA, S
    ADVANCES IN COMPUTERS, 1991, 32 : 1 - 103
12345