CAD REVISION PACKS LOGIC TIGHTLY ON CHIPS

被引：0
|
作者：
SMITH, K
机构：
来源：
ELECTRONICS-US | 1981年 / 54卷 / 25期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：82 / +
页数：1
相关论文
共 50 条
  • [21] Revising the logic of logical revision
    Salerno, J
    PHILOSOPHICAL STUDIES, 2000, 99 (02) : 211 - 227
  • [22] On the logic of iterated belief revision
    Darwiche, A
    Pearl, J
    ARTIFICIAL INTELLIGENCE, 1997, 89 (1-2) : 1 - 29
  • [23] ITERATED REVISION IN DEFAULT LOGIC
    Ren, Shuang
    Qi, Guilin
    Lin, Zuoquan
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (12B): : 4845 - 4857
  • [24] A conditional logic for belief revision
    Giordano, L
    Gliozzi, V
    Olivetti, N
    LOGICS IN ARTIFICIAL INTELLIGENCE, 1998, 1489 : 294 - 308
  • [25] Revising the Logic of Logical Revision
    J. Salerno
    Philosophical Studies, 2000, 99 : 211 - 227
  • [26] Biomechanical Cad System in Revision Arthoroplasty
    Dmitrevich, G. D.
    Nguyen, N. M.
    Solnitsev, R. I.
    Tikhilov, R. M.
    Tsibin, A. V.
    Vopilovsky, P. N.
    2015 XVIII International Conference on Soft Computing and Measurements (SCM), 2015, : 167 - 169
  • [27] 3RD-GENERATION MICROCOMPUTER SET PACKS IT ALL INTO 3 CHIPS
    SOHN, DW
    VOLK, A
    ELECTRONICS, 1977, 50 (10): : 109 - 113
  • [28] Interface chips between logic and a hard place
    Rako, Paul
    EDN, 2007, 52 (15) : 45 - +
  • [29] Design methodologies and CAD tool flows for networks on chips
    Murali, Srinivasan
    2005 International Symposium on System-On-Chip, Proceedings, 2005, : 1 - 1
  • [30] GRAPHICS CHIPS, BOARDS BRING CAD TO PERSONAL COMPUTERS
    GOLD, M
    ELECTRONIC DESIGN, 1987, 35 (04) : 67 - &
12345