Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic

被引:32
|
作者
Wille, Robert [1 ]
Drechsler, Rolf [1 ]
机构
[1] Univ Bremen, Inst Comp Sci, Bremen, Germany
关键词
Synthesis; Reversible Circuits; Quantum Circuits; Binary Decision Diagrams;
D O I
10.1016/j.entcs.2010.02.006
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Synthesis of reversible and quantum logic has become an intensely studied topic in the last years. However, most synthesis methods are limited, since they rely on a truth table representation of the function to be synthesized. BDD-based synthesis offers an alternative. Here, reversible or quantum circuits are derived from a function given as Binary Decision Diagram (BDD) by substituting all nodes of the BDD with a cascade of Toffoli or elementary quantum gates, respectively. As a result, the application of the approach is not limited by the truth table of the function but by the (quite more efficient) BDD representation. Furthermore, many optimization techniques for BDDs exist which can be exploited. In this work, we evaluate the effect of three optimization methods for BDDs (namely shared nodes, complement edges, and advanced orderings) on the resulting reversible and quantum circuits. We describe in detail the adjustments, which have to be done to support these optimizations for synthesis, and discuss possible improvements and drawbacks. In a case study, the effects are experimentally evaluated. The results showed, that applying these optimization techniques leads to significant smaller circuits (with respect to number of gates and lines) in most of the cases.
引用
收藏
页码:57 / 70
页数:14
相关论文
共 50 条
  • [31] Synthesis of reversible logic circuits
    Shende, VV
    Prasad, AK
    Markov, IL
    Hayes, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 710 - 722
  • [32] Synthesis Algorithm for Reversible Logic
    Hu, J.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL APPLICATIONS (CISIA 2015), 2015, 18 : 36 - 38
  • [33] Quantified synthesis of reversible logic
    Wille, Robert
    Le, Hoang M.
    Dueck, Gerhard W.
    Grosse, Daniel
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 894 - +
  • [34] BDD-based synthesis for mixed CMOS/PTL logic
    Kao, Chi-Chou
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (09) : 923 - 932
  • [35] BDD decomposition for mixed CMOS/PTL logic circuit synthesis
    Lai, YT
    Jiang, YC
    Chu, HM
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5649 - 5652
  • [36] Heuristic fast-matching algorithm for synthesis of quantum reversible logic circuits
    Wang, Dong
    Chen, Hanwu
    An, Bo
    Yang, Zhongming
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2009, 39 (05): : 900 - 903
  • [37] Quantum-Inspired Tabu Search Algorithm for Reversible Logic Circuit Synthesis
    Wang, Wen-Hsin
    Chiu, Chia-Hui
    Kuo, Shu-Yu
    Huang, Sheng-Fei
    Chou, Yao-Hsin
    PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, : 709 - 714
  • [38] BDD decomposition for delay oriented pass transistor logic synthesis
    Shelar, RS
    Sapatnekar, SS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 957 - 970
  • [39] Fast algorithms for synthesis of quantum reversible logic circuits based on hash table
    School of Computer Science and Engineering, Southeast University, Nanjing 211189, China
    不详
    不详
    Jisuanji Yanjiu yu Fazhan, 2008, 12 (2162-2171):
  • [40] Reversible Logic Circuit Synthesis using Genetic Algorithm and Particle Swarm Optimization
    Manna, Papiya
    Kole, Dipak K.
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 246 - 250