Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic

被引:32
|
作者
Wille, Robert [1 ]
Drechsler, Rolf [1 ]
机构
[1] Univ Bremen, Inst Comp Sci, Bremen, Germany
关键词
Synthesis; Reversible Circuits; Quantum Circuits; Binary Decision Diagrams;
D O I
10.1016/j.entcs.2010.02.006
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Synthesis of reversible and quantum logic has become an intensely studied topic in the last years. However, most synthesis methods are limited, since they rely on a truth table representation of the function to be synthesized. BDD-based synthesis offers an alternative. Here, reversible or quantum circuits are derived from a function given as Binary Decision Diagram (BDD) by substituting all nodes of the BDD with a cascade of Toffoli or elementary quantum gates, respectively. As a result, the application of the approach is not limited by the truth table of the function but by the (quite more efficient) BDD representation. Furthermore, many optimization techniques for BDDs exist which can be exploited. In this work, we evaluate the effect of three optimization methods for BDDs (namely shared nodes, complement edges, and advanced orderings) on the resulting reversible and quantum circuits. We describe in detail the adjustments, which have to be done to support these optimizations for synthesis, and discuss possible improvements and drawbacks. In a case study, the effects are experimentally evaluated. The results showed, that applying these optimization techniques leads to significant smaller circuits (with respect to number of gates and lines) in most of the cases.
引用
收藏
页码:57 / 70
页数:14
相关论文
共 50 条
  • [11] Reversible Logic Synthesis Through Ant Colony Optimization
    Li, Min
    Zheng, Yexin
    Hsiao, Michael S.
    Huang, Chao
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 307 - 310
  • [12] FAULT TOLERANCE IN REVERSIBLE LOGIC CIRCUITS AND QUANTUM COST OPTIMIZATION
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Ponnusamy, Kaviyashri K.
    COMPUTING AND INFORMATICS, 2020, 39 (05) : 1099 - 1116
  • [13] Fault tolerance in reversible logic circuits and quantum cost optimization
    Arunachalam K.
    Perumalsamy M.
    Ponnusamy K.K.
    Computing and Informatics, 2021, 39 (05) : 1099 - 1116
  • [14] A Synthesis Method of Quantum Reversible Logic Circuit Based on Elementary Qutrit Quantum Logic Gates
    Fan, Fuyou
    Yang, Guowu
    Yang, Gang
    Hung, William N. N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (08)
  • [15] Logic synthesis for FPGAs based on cutting of BDD
    Kubica, Marcin
    Opara, Adam
    Kania, Dariusz
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 173 - 187
  • [16] BDS: A BDD-based logic optimization system
    Yang, CG
    Ciesielski, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (07) : 866 - 876
  • [17] SMTBDD: New Form of BDD for Logic Synthesis
    Kubica, Marcin
    Kania, Dariusz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2016, 62 (01) : 33 - 41
  • [18] BDS: A BDD-based logic optimization system
    Yang, CG
    Ciesielski, M
    Singhal, V
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 92 - 97
  • [19] Reversible logic synthesis of quantum circuit: Survey and progress GUAN
    Guan, Zhi-Jin
    Qin, Xiao-Lin
    Ge, Zi-Ming
    Nanjing Youdian Daxue Xuebao (Ziran Kexue Ban)/Journal of Nanjing University of Posts and Telecommunications (Natural Science), 2007, 27 (02): : 24 - 27
  • [20] Particle Swarm Optimization based Circuit Synthesis of Reversible Logic
    Datta, Kamalika
    Sengupta, Indranil
    Rahaman, Hafizur
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 226 - 230