SELF-TIMED LOGIC-CIRCUITS

被引：8
|
作者：
POOLE, NR
机构：
来源：
ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL | 1994年 / 6卷 / 06期
关键词：
D O I：
10.1049/ecej:19940604
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Self-timed and asynchronous design techniques are currently proposed as a vehicle for pushing digital integrated circuits to higher levels of density and performance. The arguments for and against the adoption of these techniques are presented with illustrations from practical development projects. Some of the key principles behind self-timed operation are reviewed. Design tools to enable complex practical applications to be engineered are considered. For engineers who wish to find out more a selection of key references is provided.
引用
收藏
页码：261 / 270
页数：10
相关论文
共 50 条
  • [31] On Self-Timed Circuits in Real-Time Systems
    Ferringer, Markus
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [32] Analog Self-Timed Programming Circuits for Aging Memristors
    Irmanova, Aidana
    Maan, Akshay
    James, Alex
    Chua, Leon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (04) : 1133 - 1137
  • [33] AN EFFICIENT IMPLEMENTATION OF BOOLEAN FUNCTIONS AS SELF-TIMED CIRCUITS
    DAVID, I
    GINOSAR, R
    YOELI, M
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 2 - 11
  • [34] SELF-BIASING JOSEPHSON LOGIC-CIRCUITS
    GHEEWALA, T
    HEIDEL, D
    ELECTRON DEVICE LETTERS, 1982, 3 (04): : 93 - 96
  • [35] A design methodology for self-timed event logic pipelines
    Jia, X
    Vemuri, R
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 475 - 479
  • [36] Prototype board for the test of self-timed circuits developed in FPGAs
    Raya, MS
    Naharro, RJ
    Ramírez, JC
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1039 - 1046
  • [37] Feedback techniques for dual-rail self-timed circuits
    DeMara, RF
    Kejriwal, A
    Seeber, J
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 458 - 464
  • [38] Efficient function-block implementation of self-timed circuits
    Li, XL
    Sanders, JW
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 269 - 272
  • [39] Investigation and Design of a Threshold element for the Fault Self-Timed Circuits
    Kamenskih, Anton N.
    Tyurin, Sergey F.
    PROCEEDINGS OF THE 2019 10TH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS, SERVICES AND TECHNOLOGIES (DESSERT), 2019, : 29 - 33
  • [40] Reconfiguring Circuits Around Defects in Self-Timed Cellular Automata
    Kunieda, Tadashi
    Isokawa, Teijiro
    Peper, Ferdinand
    Saitoh, Ayumu
    Kamiura, Naotake
    Matsui, Nobuyuki
    CELLULAR AUTOMATA, PROCEEDINGS, 2008, 5191 : 200 - 209
12345