A PIPELINED FFT PROCESSOR FOR FILTER BANK PROCESSING

被引：0
|
作者：
BI, G
机构：
来源：
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：520 / 525
页数：6
相关论文
共 50 条
  • [41] Custom Instruction for NIOS II processor FFT implementation for Image processing
    Sundararajan, Sindhuja
    Meyer-Baese, Uwe
    Botella, Guillermo
    SENSING AND ANALYSIS TECHNOLOGIES FOR BIOMEDICAL AND COGNITIVE APPLICATIONS 2016, 2016, 9871
  • [42] A Configurable FFT Processor
    He Jing
    Ma Lanjuan
    Xu Xinyu
    ICWMMN 2010, PROCEEDINGS, 2010, : 246 - 249
  • [43] A low power 50 MHz FFT processor with cyclic extension and shaping filter
    Bickerstaff, M
    Arivoli, T
    Ryan, PJ
    Weste, N
    Skellern, D
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 335 - 336
  • [44] Pipeline FFT processor
    Linkoping Univ, Linkoping, Sweden
    IEEE Workshop Signal Process Syst SiPS Des Implement, (654-662):
  • [45] Low power 50 MHz FFT processor with cyclic extension and shaping filter
    Bickerstaff, M.
    Arivoli, T.
    Ryan, P.J.
    Weste, N.
    Skellern, D.
    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 335 - 336
  • [46] Pipelined FFT Architectures for Real-time Signal Processing and Wireless Communication Applications
    Glittas, Antony Xavier
    Lakshminarayanan, G.
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [47] Balanced binary-tree decomposition for area-efficient pipelined FFT processing
    Lee, Hyun-Yong
    Park, In-Cheol
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 889 - 900
  • [48] A VLSI Architecture for Real-time Signal FFT Based on Pipelined Processing Element
    Wang Xu
    Zhang Yan
    Wang Jiannan
    INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [49] The FFT butterfly operation in 4 processor cycles on a 24 bit fixed-point DSP with a pipelined multiplier
    Grajcar, M
    Sick, B
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 611 - 614
  • [50] MICROPROGRAMMABLE PIPELINED VECTOR PROCESSOR
    MADESWARAN, V
    MATHIALAGAN, A
    COMPUTERS IN INDUSTRY, 1990, 13 (04) : 367 - 370
12345