LOGIC OF COMPUTER ARITHMETIC

被引：0
|
作者：
LEVINE, L
机构：
来源：
AMERICAN MATHEMATICAL MONTHLY | 1965年 / 72卷 / 02期
关键词：
D O I：
暂无
中图分类号：
O1 [数学];
学科分类号：
0701 ; 070101 ;
摘要：
引用
收藏
页码：214 / +
页数：1
相关论文
共 50 条
  • [31] ON THE PROVABILITY LOGIC OF BOUNDED ARITHMETIC
    BERARDUCCI, A
    VERBRUGGE, R
    ANNALS OF PURE AND APPLIED LOGIC, 1993, 61 (1-2) : 75 - 93
  • [32] COMPUTER TEACHES ARITHMETIC
    SUPPES, P
    SEARLE, B
    SCHOOL REVIEW, 1971, 79 (02): : 213 - 225
  • [33] Modern Computer Arithmetic
    Montuschi, Paolo
    Muller, Jean-Michel
    COMPUTER, 2016, 49 (09) : 12 - 12
  • [34] Quaternary arithmetic logic unit on a programmable logic device
    Ongwattanakul, S
    Chewputtanagul, P
    Jackson, DJ
    Ricks, KG
    PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 404 - 409
  • [35] Adapting Computer Arithmetic Structures to Sustainable Supercomputing in Low-Power, Majority-Logic Nanotechnologies
    Jaberipur, Ghassem
    Parhami, Behrooz
    Abedi, Dariush
    IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2018, 3 (04): : 262 - 273
  • [36] Design of Arithmetic Logic Unit using Reversible Logic Gates
    Priyanka, V
    Reddy, Narla Surendranath
    Jeevana, Gogineni
    Arab, Mohd Aftab
    2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
  • [37] From logic to arithmetic. Why Logic and mathematics constructivist?
    Gauthier, Yvon
    DIALOGUE-CANADIAN PHILOSOPHICAL REVIEW, 2018, 57 (01) : 1 - 28
  • [38] Reconfigurable arithmetic logic unit designed with threshold logic gates
    Medina-Santiago, A.
    Alfredo Reyes-Barranca, Mario
    Algredo-Badillo, Ignacio
    Martinez Cruz, Alfonso
    Ramirez Gutierrez, Kelsey Alejandra
    Eleazar Cortes-Barron, Adrian
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (01) : 21 - 30
  • [39] An Arithmetic Logic Unit Design Based on Reversible Logic Gates
    Guan, Zhijin
    Li, Wenjuan
    Ding, Weiping
    Hang, Yueqin
    Ni, Lihui
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 925 - 931
  • [40] Efficient Temporal Arithmetic Logic Design for Superconducting RSFQ Logic
    Vasudevan, Dilip
    Michelogiannakis, George
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
12345