POST-POLYSILICON GATE-PROCESS-INDUCED DEGRADATION ON THIN GATE OXIDE

被引:0
|
作者
LAI, CS
LEI, TF
LEE, CL
CHAO, TS
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 300,TAIWAN
[2] NATL NANO DEVICE LAB,HSINCHU 300,TAIWAN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The post-polysilicon gate-process-induced degradation on the underlying gate oxide is studied. The degradation includes an increase in the electron trapping rate and a decrease in the charge-to-breakdown, Q(bd), Of the gate oxide, It is found that N2O nitrided gate oxide is more robust than O-2 gate oxide in resisting the degradation, Also, to grow a thin polyoxide on the polysilicon-gate in N2O rather than in O-2 lessens the degradation on the underlying gate oxide, It is nitrogen, which diffuses through the polysilicon gate and piles up at both polysilicon/oxide and oxide/silicon-substrate interfaces, that improves the oxide quality for the N2O process.
引用
收藏
页码:470 / 472
页数:3
相关论文
共 50 条
  • [41] Plasma induced charging damage on 30 angstrom gate oxide antenna MOS capacitor structure during polysilicon gate etch
    Ma, SM
    Chi, C
    Bayoumi, A
    Langley, B
    Cao, M
    Marcoux, P
    Greene, W
    Ray, G
    1997 2ND INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1997, : 25 - 28
  • [42] ON THE EFFECT OF NONDEGENERATE DOPING OF POLYSILICON GATE IN THIN OXIDE MOS-DEVICES ANALYTICAL MODELING
    HABAS, P
    SELBERHERR, S
    SOLID-STATE ELECTRONICS, 1990, 33 (12) : 1539 - 1544
  • [43] Improved reliability of low-temperature polysilicon TFT by post-annealing gate oxide
    Lee, SW
    Kim, E
    Han, SS
    Lee, HS
    Yun, DC
    Lim, KM
    Yang, MS
    Kim, CD
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (03) : 174 - 176
  • [44] Impact of gate length and gate oxide thickness on the relationship of FN-stress induced degradation parameters
    Kang, Y. H.
    Lee, C. W.
    Kim, H. U.
    Ryu, Y. K.
    Kim, H. S.
    Jung, T. S.
    2011 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2011, : 115 - 116
  • [45] Endurance characteristics and degradation mechanism of polysilicon thin film transistor EEPROMs with electron cyclotron resonance NaO-plasma gate oxide
    Lee, NI
    Lee, JW
    Han, CH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2215 - 2218
  • [46] Impacts of plasma process-induced damage on ultra-thin gate oxide reliability
    Eriguchi, K
    Yamada, T
    Kosaka, Y
    Niwa, M
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 178 - 183
  • [47] Boron diffusion effects from p+ polysilicon gate in thin thermal oxide and plasma nitrided oxide
    Piot, B.
    Barla, K.
    Garcin, B.
    Straboni, A.
    Microelectronic Engineering, 1991, 15 (1-4): : 475 - 478
  • [48] Characterization of polysilicon thin-film transistor gate dielectrics
    Zaman, RJ
    Damiano, J
    Batra, S
    Manning, M
    Banerjee, SK
    PROCEEDINGS OF THE THIRD SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1997, 96 (23): : 104 - 122
  • [49] DNA detection by suspended gate polysilicon thin film transistor
    Bendriaa, F
    Le-Bihan, F
    Salaün, AC
    Mohammed-Brahim, T
    Tlili, C
    Jaffrezic, N
    Korri-Youssoufi, H
    2005 IEEE SENSORS, VOLS 1 AND 2, 2005, : 412 - 415
  • [50] Novel dual gate oxide process with improved gate oxide integrity reliability
    Lee, SW
    Cho, IH
    Park, SH
    Choi, HG
    Kim, NG
    Jung, JW
    Kim, JK
    Han, SB
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2000, 3 (01) : 56 - 58