SPARE J-K FLIP-FLOP AS 2 INPUT NAND GATE

被引：0
|
作者：
DASGUPTA, KS [1 ]
KUMAR, KMC [1 ]
机构：
[1] TATA INST FUNDAMENTAL RES,BOMBAY,INDIA
来源：
ELECTRONIC ENGINEERING | 1974年 / 46卷 / 561期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：21 / 21
页数：1
相关论文
共 50 条
  • [21] FLIP-FLOP GIRL - PATERSON,K
    PERKINS, L
    WILSON LIBRARY BULLETIN, 1994, 69 (01) : 121 - +
  • [22] SPARE GATES FORM EDGE-TRIGGERED FLIP-FLOP
    CAO, VB
    BROWN, B
    EDN, 1995, 40 (06) : 43 - 43
  • [23] A 1860kG CMOS gate array with GTL input flip-flop circuits
    Tomobe, K
    Takahashi, T
    Kawashima, M
    Sonobe, Y
    Kiyuna, T
    Yamamoto, S
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 61 - 64
  • [24] A new flip-flop gate based on floating gates
    Sinencio, LFC
    Sanchez, AD
    Angulo, JR
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 219 - 221
  • [25] Simplified Flip-Flop Gate Model for EEMI Injection
    Valbuena, Luis
    Heileman, Gregory L.
    Hemmady, Sameer
    Schamiloglu, Edl
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2019, : 845 - 850
  • [26] T-G FLIP-FLOP INPUT EQUATIONS
    BISWAS, NN
    INTERNATIONAL JOURNAL OF CONTROL, 1972, 15 (01) : 191 - +
  • [27] Ultra-Low Power NAND Based Multiplexer And Flip-Flop
    Varun, Ishan
    Gupta, Tarun Kumar
    2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [28] A 2-RELAY FLIP-FLOP
    FAVELL, J
    JOURNAL OF THE EXPERIMENTAL ANALYSIS OF BEHAVIOR, 1969, 12 (01) : 190 - &
  • [29] A novel rising Edge Triggered Resettable D flip-flop using five input majority gate
    Zoka, Saeid
    Gholami, Mohammad
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 327 - 335
  • [30] Two inverters create a versatile SR flip-flop with no NAND/NOR gates
    Pompili, F
    ELECTRONIC DESIGN, 2000, 48 (07) : 153 - 153
12345