RESEARCH IN DESIGN AUTOMATION FOR VLSI LAYOUT

被引：1
|
作者：
KOZAWA, T
TERAI, H
机构：
[1] Hitachi Central Research Lab, Tokyo, Jpn, Hitachi Central Research Lab, Tokyo, Jpn
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1985年 / 2卷 / 05期
关键词：
D O I：
10.1109/MDT.1985.294816
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
INTEGRATED CIRCUITS, VLSI
引用
收藏
页码：43 / 53
页数：11
相关论文
共 50 条
  • [41] CHAMP - CHIP FLOOR PLAN FOR HIERARCHICAL VLSI LAYOUT DESIGN
    UEDA, K
    KITAZAWA, H
    HARADA, I
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (01) : 12 - 22
  • [42] Equidistance routing in high-speed VLSI layout design
    Kubo, Y
    Miyashita, H
    Kajitani, Y
    Tateishi, K
    INTEGRATION-THE VLSI JOURNAL, 2005, 38 (03) : 439 - 449
  • [43] A Fuzzified Approach Towards Global Routing in VLSI Layout Design
    Roy, Debashri
    Ghosal, Prasun
    2013 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS (FUZZ - IEEE 2013), 2013,
  • [44] A NEW METHOD FOR COMPACTION-BASED VLSI LAYOUT DESIGN
    ISHIKAWA, M
    MATSUDA, T
    YOSHIMURA, T
    GOTO, S
    NEC RESEARCH & DEVELOPMENT, 1988, (89): : 46 - 58
  • [45] EMBEDDING GRAPHS IN BOOKS - A LAYOUT PROBLEM WITH APPLICATIONS TO VLSI DESIGN
    CHUNG, FRK
    LEIGHTON, FT
    ROSENBERG, AL
    SIAM JOURNAL ON ALGEBRAIC AND DISCRETE METHODS, 1987, 8 (01): : 33 - 58
  • [46] AUTOMATIC SIGNAL NET-MATCHING FOR VLSI LAYOUT DESIGN
    XIONG, XM
    GREEN, D
    HARDIN, J
    RIEDEL, L
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 524 - 527
  • [47] VLSI LAYOUT AS PROGRAMMING
    LIPTON, RJ
    VALDES, J
    VIJAYAN, G
    NORTH, SC
    SEDGEWICK, R
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1983, 5 (03): : 405 - 421
  • [48] VLSI interconnect design automation using quantitative and symbolic techniques
    Simunic, T
    Rozenblit, JW
    Brews, JR
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (04): : 803 - 812
  • [49] Development of Automation Tool for Optimising Floorplan of a Given VLSI Design
    Shilpa, D. R.
    Karjigi, Vikas R.
    Naik, Hemanth Madev
    Kumar, Vishal
    Marathe, Kartik S.
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [50] 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09: Foreword
    Lee, Kuen-Jong
    Cheng, Tim
    2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, 2009,
12345