A NEW APPROACH TO MODEL CMOS LATCHUP

被引：7
|
作者：
WU, CY
YANG, YH
CHANG, C
CHANG, CC
机构：
[1] NATL CHIAO TUNG UNIV,COLL ENGN,INST ELECTR,HSINCHU,TAIWAN
[2] IND TECHNOL RES INST,ELECTR RES & SERV ORG,HSINCHU,TAIWAN
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1985年 / 32卷 / 09期
关键词：
D O I：
10.1109/T-ED.1985.22174
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1642 / 1653
页数：12
相关论文
共 50 条
  • [41] LATCHUP-FREE SCHOTTKY-BARRIER CMOS
    SUGINO, M
    AKERS, LA
    REBESCHINI, ME
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (02) : 110 - 118
  • [42] THE EFFECT OF EMITTER CURRENT CROWDING ON CMOS LATCHUP CHARACTERISTICS
    KRIEGER, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (07) : 1525 - 1532
  • [43] COMPUTATION OF STEADY-STATE CMOS LATCHUP CHARACTERISTICS
    COUGHRAN, WM
    PINTO, MR
    SMITH, RK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (02) : 307 - 323
  • [44] Guard Ring Interactions and their Effect on CMOS Latchup Resilience
    Farbiz, Farzan
    Rosenbaum, Elyse
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 345 - 348
  • [45] HIGH-PERFORMANCE LATCHUP-FREE CMOS
    SANGIORGI, E
    SWIRHUN, S
    PINTO, M
    RAFFERTY, C
    SARASWAT, K
    DUTTON, R
    SWANSON, R
    WEEKS, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1967 - 1967
  • [46] Modeling and Understanding of External Latchup in CMOS Technologies-Part I: Modeling Latchup Trigger Current
    Farbiz, Farzan
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (03) : 417 - 425
  • [47] Exploiting a Latchup Circuit via Commercial CMOS Technologies
    Gabrielli, A.
    Demarchi, D.
    Villani, E. G.
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 1198 - +
  • [48] New Approach for Transient Radiation SPICE Model of CMOS Circuit
    Jeong, Sang-Hun
    Lee, Nam-Ho
    Lee, Jong-Yeol
    Cho, Seong-Ik
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2013, 8 (05) : 1182 - 1187
  • [49] TRANSIENT ANALYSIS OF SUBMICRON CMOS LATCHUP WITH A PHYSICAL CRITERION
    KER, MD
    WU, CY
    SOLID-STATE ELECTRONICS, 1994, 37 (02) : 255 - 273
  • [50] THE DYNAMICS OF LATCHUP TURN-ON BEHAVIOR IN SCALED CMOS
    ODANAKA, S
    WAKABAYASHI, M
    OHZONE, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (07) : 1334 - 1340
12345