A NEW APPROACH TO MODEL CMOS LATCHUP

被引：7

作者：

WU, CY

YANG, YH

CHANG, C

CHANG, CC

机构：

[1] NATL CHIAO TUNG UNIV,COLL ENGN,INST ELECTR,HSINCHU,TAIWAN

[2] IND TECHNOL RES INST,ELECTR RES & SERV ORG,HSINCHU,TAIWAN

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1985年 / 32卷 / 09期

关键词：

D O I：

10.1109/T-ED.1985.22174

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1642 / 1653

页数：12

共 50 条

[21] Catastrophic latchup in a CMOS operational amplifier
Irom, F
Miyahira, TF
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) : 2475 - 2480
[22] LATCHUP IN CMOS FROM SINGLE PARTICLES
JOHNSTON, AH
HUGHLOCK, BW
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1990, 37 (06) : 1886 - 1893
[23] A TRANSIENT ANALYSIS OF LATCHUP IN BULK CMOS
TROUTMAN, RR
ZAPPE, HP
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (02) : 170 - 179
[24] Analytical model of radiation induced or single event latchup in CMOS integrated circuits
Useinov, R. G.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 1834 - 1838
[25] DESIGN-MODEL FOR BULK CMOS SCALING ENABLING ACCURATE LATCHUP PREDICTION
WIEDER, AW
WERNER, C
HARTER, J
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (03) : 240 - 245
[26] A CMOS STRUCTURE WITH HIGH LATCHUP HOLDING VOLTAGE
HU, GJ
BRUCE, RH
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (06) : 211 - 214
[27] ACCURATE TRIGGER CONDITION ANALYSIS FOR CMOS LATCHUP
PINTO, MR
DUTTON, RW
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (02) : 100 - 102
[28] THE LATCHUP RISK OF CMOS-TECHNOLOGY IN SPACE
MOREAU, Y
DELAROCHETTE, H
BRUGUIER, G
GASIOT, J
PELANCHON, F
SUDRE, C
ECOFFET, R
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1993, 40 (06) : 1831 - 1837
[29] SEU AND LATCHUP TOLERANT ADVANCED CMOS TECHNOLOGY
KOGA, R
CRAWFORD, KB
HANSEL, SJ
JOHNSON, BM
LAU, DD
PENZIN, SH
PINKERTON, SD
MAHER, MC
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1990, 37 (06) : 1869 - 1875
[30] SURFACE INDUCED LATCHUP IN VLSI CMOS CIRCUITS
TAKACS, D
WERNER, C
HARTER, J
SCHWABE, U
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (03) : 279 - 286

← 1 2 3 4 5 →