CAMELEON - A PROCESS-TOLERANT SYMBOLIC LAYOUT SYSTEM

被引：6
|
作者：
CROES, K [1 ]
DEMAN, HJ [1 ]
SIX, P [1 ]
机构：
[1] CATHOLIC UNIV LEUVEN,ESAT LAB,B-3030 HEVERLE,BELGIUM
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1988年 / 23卷 / 03期
关键词：
CAMELEON - PROCESS TOLERANT SYSTEM - SYMBOLIC LAYOUT SYSTEM;
D O I：
10.1109/4.309
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：705 / 713
页数：9
相关论文
共 50 条
  • [1] DESIGN OF A PROCESS-TOLERANT CELL LIBRARY FOR REGULAR STRUCTURES USING SYMBOLIC LAYOUT AND HIERARCHICAL COMPACTION
    RIJNDERS, L
    SIX, P
    DEMAN, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) : 714 - 721
  • [2] Process variations and process-tolerant design
    Bhunia, Swarup
    Mukhopadhyay, Saibal.
    Roy, Kaushik
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 699 - +
  • [3] Accurate and Process-Tolerant Resistive Load
    Sutbas, Batuhan
    Ozbay, Ekmel
    Atalar, Abdullah
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2020, 68 (07) : 2495 - 2500
  • [4] Process-tolerant test with energy consumption ratio
    Vinnakota, B
    Jiang, WL
    Sun, DC
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1027 - 1036
  • [5] Process-tolerant SiC-TiC composites
    Lee, YI
    Kim, YW
    JOURNAL OF MATERIALS SCIENCE LETTERS, 2002, 21 (11) : 863 - 866
  • [6] A TEMPERATURE-TOLERANT AND PROCESS-TOLERANT 64K EEPROM
    BILL, CS
    SUCIU, PI
    BRINER, MS
    RINERSON, DD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 979 - 985
  • [7] Built-in speed grading with a process-tolerant ADPLL
    Hsu, Hsuan-Jung
    Tu, Chun-Chieh
    Huang, Shi-Yu
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 384 - 389
  • [8] Process-tolerant ultralow voltage digital subthreshold design
    Roy, Kaushik
    Kulkarni, Jaydeep P.
    Hwang, Myeong-Eun
    2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 42 - 45
  • [9] Process-tolerant Surface Acoustic Wave Delay Lines
    Malik, Aamir F.
    Burhanudin, Zainal A.
    Jeoti, V.
    Jamali, Adz J.
    Hashim, U.
    Foo, K. L.
    2012 IEEE ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS (APACE), 2012, : 187 - 190
  • [10] A process-tolerant cache architecture for improved yield in nanoscale technologies
    Agarwal, A
    Paul, BC
    Mahmoodi, H
    Datta, A
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (01) : 27 - 38
12345