A TRANSIENT ANALYSIS OF LATCHUP IN BULK CMOS

被引：52
|
作者：
TROUTMAN, RR
ZAPPE, HP
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1983年 / 30卷 / 02期
关键词：
D O I：
10.1109/T-ED.1983.21091
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：170 / 179
页数：10
相关论文
共 50 条
  • [41] Impact of ionic implantation energy in latchup by using retrograde wells in a submicron depth bulk CMOS process
    Mixcoatl, Felipe Coyotl
    Jacome, Alfonso Torres
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 359 - +
  • [42] New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's
    Ker, Ming-Dou
    Lo, Wen-Yu
    Wu, Chung-Yu
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 143 - 146
  • [43] Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology
    Ker, MD
    Lo, WY
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (02) : 319 - 334
  • [44] Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger
    Ker, MD
    Chang, HH
    SOLID-STATE ELECTRONICS, 2000, 44 (03) : 425 - 445
  • [45] Impact of neutron-induced displacement damage on the single event latchup sensitivity of bulk CMOS SRAM
    潘霄宇
    郭红霞
    罗尹虹
    张凤祁
    丁李利
    魏佳男
    赵雯
    Chinese Physics B, 2017, 26 (01) : 546 - 550
  • [46] New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's
    Ker, MD
    Lo, WY
    Wu, CY
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 143 - 146
  • [47] TRANSIENT CHARACTERISTICS OF LATCH-UP IN BULK CMOS
    AOKI, T
    KASAI, R
    HORIGUCHI, S
    ELECTRONICS LETTERS, 1983, 19 (19) : 758 - 759
  • [48] Single-Event Latchup Modeling Based on Coupled Physical and Electrical Transient Simulations in CMOS Technology
    Artola, L.
    Hubert, G.
    Rousselin, T.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3543 - 3549
  • [49] Transient 3D Simulation of Single Event Latchup in Deep Submicron CMOS-SRAMs
    Gawlina, Y.
    Borucki, L.
    Georgakos, G.
    Wachutka, G.
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 206 - +
  • [50] Layout Sensitivities of Transient External Latchup
    Kripanidhi, Arjun
    Rosenbaum, Elyse
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
12345