A 10-BIT 20-MS/S 3-V SUPPLY CMOS A/D CONVERTER

被引：22

作者：

ITO, M ^{[1
]}

MIKI, T ^{[1
]}

HOSOTANI, S ^{[1
]}

KUMAMOTO, T ^{[1
]}

YAMASHITA, Y ^{[1
]}

KIJIMA, M ^{[1
]}

OKUDA, T ^{[1
]}

OKADA, K ^{[1
]}

机构：

[1] MITSUBISHI ELECTR CORP,ULSI LAB,ITAMI,HYOGO 664,JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1994年 / 29卷 / 12期

关键词：

D O I：

10.1109/4.340427

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 10 bit CMOS A/D converter with 3 V power supply has been developed for being integrated into system VLSI's. In this A/D converter, redundant binary encoders named ''twin encoders'' enhance tolerance to substrate noise, together with employing differential amplifiers in comparators. The bias circuit using a replica of the amplifier is developed for biasing differential comparators with 3 V power supply. Subranging architecture along with a multilevel tree decoding structure improves dynamic performance of the ADC at 3 V power supply. The A/D converter is fabricated in double-polysilicon, double-metal, 0.8 mu m CMOS technology. The experimental results show that the ADC operates at 20 MS/s and the twin encoders suppress the influence of substrate noise effectively. This ADC has a single power supply of 3 V, and dissipates 135 mW at 20 MS/s operation.

引用

页码：1531 / 1536

页数：6

共 50 条

[41] A 10-bit low power SAR A/D converter based on 90 nm CMOS
Tong Xingyuan
Yang Yintang
Zhu Zhangming
Xiao Yan
Chen Jianming
JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
[42] A LOW GLITCH 10-BIT 75-MHZ CMOS VIDEO D/A CONVERTER
WU, TY
JIH, CT
CHEN, JC
WU, CY
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (01) : 68 - 72
[43] A low-power 10-bit continuous-time CMOS ΣΔ A/D converter
Nielsen, JH
Bruun, E
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 417 - 420
[44] A 10-bit 2GHz current-steering CMOS D/A converter
Yuan, Ling
Ni, Weining
Shi, Yin
Dai, Foster F.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 737 - +
[45] A 10-bit 20-MS/s SAR DAC achieving 57.9-dB SNDR using insensitive geometry DAC array
Dong, Li
Song, Yan
Xie, Yi
Xin, Youze
Li, Ken
Jing, Xixin
Zhang, Bing
Gui, Xiaoyan
Geng, Li
MICROELECTRONICS JOURNAL, 2021, 113
[46] A 10-bit 60-MS/s low-power CMOS pipelined analog-to-digital converter
Lu, Chi-Chang
Lee, Tsung-Sum
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (08) : 658 - 662
[47] Design of a 10-bit 100 MSamples/s BiCMOS D/A converter
Jorgensen, IHH
Tunheim, SA
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 730 - 733
[48] A 325 MHz 3.3V 10-bit CMOS D/A converter core with novel latching driver circuit
van Bavel, N
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 245 - 248
[49] A 10-bit 100MSamples/s BiCMOS D/A converter
Jorgensen, IHH
Tunheim, SA
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (01) : 15 - 28
[50] A 10-bit algorithmic A/D converter for cytosensor application
Rengachari, T
Sharma, V
Ternes, GC
Moon, UK
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6186 - 6189

← 1 2 3 4 5 →