A 10-BIT 20-MS/S 3-V SUPPLY CMOS A/D CONVERTER

被引：22

作者：

ITO, M ^{[1
]}

MIKI, T ^{[1
]}

HOSOTANI, S ^{[1
]}

KUMAMOTO, T ^{[1
]}

YAMASHITA, Y ^{[1
]}

KIJIMA, M ^{[1
]}

OKUDA, T ^{[1
]}

OKADA, K ^{[1
]}

机构：

[1] MITSUBISHI ELECTR CORP,ULSI LAB,ITAMI,HYOGO 664,JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1994年 / 29卷 / 12期

关键词：

D O I：

10.1109/4.340427

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 10 bit CMOS A/D converter with 3 V power supply has been developed for being integrated into system VLSI's. In this A/D converter, redundant binary encoders named ''twin encoders'' enhance tolerance to substrate noise, together with employing differential amplifiers in comparators. The bias circuit using a replica of the amplifier is developed for biasing differential comparators with 3 V power supply. Subranging architecture along with a multilevel tree decoding structure improves dynamic performance of the ADC at 3 V power supply. The A/D converter is fabricated in double-polysilicon, double-metal, 0.8 mu m CMOS technology. The experimental results show that the ADC operates at 20 MS/s and the twin encoders suppress the influence of substrate noise effectively. This ADC has a single power supply of 3 V, and dissipates 135 mW at 20 MS/s operation.

引用

页码：1531 / 1536

页数：6

共 50 条

[1] A 10-bit, 100 MS/s CMOS A/D converter
Kim, KY
Kusayanagi, N
Abidi, AA
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 419 - 422
[2] A 500 MS/s 10-bit CMOS D/A converter
Xiao, P
Shin, J
Soyuer, M
Stawiasz, K
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 252 - 255
[3] A 10-bit 200-MS/s CMOS parallel pipeline A/D converter
Sumanen, L
Waltari, M
Halonen, KAI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) : 1048 - 1055
[4] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
Li Xiaojuan
Yang Yintang
Zhu Zhangming
JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
[5] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
李晓娟
杨银堂
朱樟明
半导体学报, 2011, 32 (11) : 110 - 116
[6] A 10-bit 100-MS/s 50mW CMOS A/D converter
Tao, Z
Keramat, M
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 121 - 124
[7] A 10 BIT 50 MS/S CMOS D/A CONVERTER WITH 2.7-V POWER-SUPPLY
MIKI, T
NAKAMURA, Y
NISHIKAWA, Y
OKADA, K
HORIBA, Y
IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 738 - 744
[8] AN 8-BIT 20-MS/S CMOS A/D CONVERTER WITH 50-MW POWER-CONSUMPTION
HOSOTANI, S
MIKI, T
MAEDA, A
YAZAWA, N
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 167 - 172
[9] 10-bit 20-Msample/s 49mW CMOS pipelined A/D converter
Tang, YJ
He, LN
Xie, N
Chen, X
Yin, K
Yan, XL
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1526 - 1529
[10] A 3V 10-bit 20MSPS A/D converter with video clamp
Ho, S
Singer, LA
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 424 - 425

← 1 2 3 4 5 →