ASIC TESTING WITH HIGH FAULT COVERAGE

被引：0
|
作者：
BUTZERIN, T [1 ]
SAMAD, A [1 ]
ARCHAMBEAU, E [1 ]
机构：
[1] VLSI TECHNOL INC,SOFTWEAR DEV,SAN JOSE,CA 95131
来源：
VLSI SYSTEMS DESIGN | 1988年 / 9卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：50 / &
相关论文
共 50 条
  • [21] EVALUATION AND IMPROVEMENT OF FAULT COVERAGE OF CONFORMANCE TESTING BY UIO SEQUENCES
    LOMBARDI, F
    SHEN, YN
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (08) : 1288 - 1293
  • [22] An enhanced fault model for high defect coverage
    Sang, Junzhi
    Shinogi, Tsuyoshi
    Takase, Haruhiko
    Kita, Hidehiko
    Hayashi, Terumine
    Systems and Computers in Japan, 2001, 32 (06) : 36 - 44
  • [23] Fault Coverage Analysis Using Fault Model and. Functional Testing for DPM Reduction
    Thilak, K. R.
    Gayathri, S.
    2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 76 - 81
  • [24] Fault Tolerant ASIC/ULA-Based Computing Systems Testing via FPGA Prototyping with Fault Injection
    Brekhov, Oleg
    Klimenko, Alexander
    ADVANCES IN DEPENDABILITY ENGINEERING OF COMPLEX SYSTEMS, 2018, 582 : 60 - 66
  • [25] ASIC TESTING UPGRADED
    LEVITT, ME
    IEEE SPECTRUM, 1992, 29 (05) : 26 - 29
  • [26] Software Reliability Modeling Incorporating Fault Detection and Fault Correction Processes with Testing Coverage and Fault Amount Dependency
    Li, Qiuying
    Pham, Hoang
    MATHEMATICS, 2022, 10 (01)
  • [27] Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing
    Suraj Sindia
    Vishwani D. Agrawal
    Virendra Singh
    Journal of Electronic Testing, 2012, 28 : 541 - 549
  • [28] Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing
    Sindia, Suraj
    Agrawal, Vishwani D.
    Singh, Virendra
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (04): : 541 - 549
  • [29] Towards testing SDL specifications:: Models and fault coverage for concurrent timers
    Fecko, MA
    Uyar, MÜ
    Duale, AY
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2003, 2003, 2767 : 273 - 288
  • [30] Testing Timed Nondeterministic Finite State Machines with the Guaranteed Fault Coverage
    Tvardovskii A.
    El-Fakih K.
    Gromov M.
    Yevtushenko N.
    Automatic Control and Computer Sciences, 2017, 51 (7) : 724 - 730
12345