An approach to layout and process verification for microsystem physical design

被引:0
|
作者
K. Hahn
R. Brück
机构
[1] University of Dortmund,
[2] Department of Computer Science,undefined
[3] Chair # 1 Otto-Hahn-Str. 16,undefined
[4] D-44221 Dortmund,undefined
[5] Germany,undefined
[6] Friedrich-Schiller-Universität Jena,undefined
[7] Institut für Informatik Ernst-Abbe-Platz 2,undefined
[8] D-07743 Jena,undefined
[9] Germany,undefined
来源
关键词
Microstructure; Design System; Process Step; Design Strategy; Process Sequence;
D O I
暂无
中图分类号
学科分类号
摘要
 The physical phases of microsystem design are concerned with generating all data needed to fabricate microstructures. As lithography-based technologies are used to fabricate MEMS, this includes the design of two-dimensional mask layouts as well as the design of process step sequences and parameters which determine the object extensions in the third dimension. LIDO is a MEMS physical design system that supports this concurrent design strategy by providing tools to easily configure appropriate process sequences, to derive consistent sets of geometric layout design rules from them and to use these design rules to verify mask layouts.
引用
收藏
页码:53 / 60
页数:7
相关论文
共 50 条
  • [41] A fast lithography verification framework for litho-friendly layout design
    Ban, YC
    Choi, SH
    Lee, KH
    Kim, DH
    Hong, JS
    Kim, YH
    Yoo, MH
    Kong, JT
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 169 - 174
  • [42] Parameterized Test Patterns Methodology For Layout Design Rule Checking Verification
    Tantawy, Mohamed
    Guindi, Rafik
    Dessouky, Mohamed
    Al-Imam, Mohamed
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 588 - 591
  • [43] A geometric approach to automated fixture layout design
    Zheng, Yu
    Chew, Chee-Meng
    COMPUTER-AIDED DESIGN, 2010, 42 (03) : 202 - 212
  • [44] An integrated approach for optimal fixture layout design
    Rex, F. Michael Thomas
    Ravindran, D.
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART B-JOURNAL OF ENGINEERING MANUFACTURE, 2017, 231 (07) : 1217 - 1228
  • [45] Design assistant approach to analogue layout generation
    Bensouiah, DA
    Mack, RJ
    Massara, RE
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (04): : 213 - 217
  • [46] Verification is revolutionizing the IC design process
    Ajluni, C
    ELECTRONIC DESIGN, 1997, 45 (24) : 195 - &
  • [47] A hybrid approach for business process verification
    Li, Bing
    Iijima, Junichi
    RESEARCH AND PRACTICAL ISSUES OF ENTERPRISE INFORMATION SYSTEMS II, VOL 1, 2008, 254 : 1 - +
  • [48] User-Friendly Design Approach for Analog Layout Design
    Li, Yongfu
    Lee, Zhao Chuan
    Tripathi, Vikas
    Perez, Valerio
    Yoong, Jonathan
    Ong, Seang
    Hui, Colin Chiu Wing
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
  • [49] Design and layout of Schottky diodes in a standard CMOS process
    Rivera, B
    Baker, RJ
    Melngailis, J
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 79 - 82
  • [50] PROCESS AND LAYOUT DESIGN OF A COMBINED MSF VTE PLANT
    HAPKE, J
    UCKERMANN, B
    DESALINATION, 1983, 45 (MAY) : 113 - 114