共 50 条
- [41] A fast lithography verification framework for litho-friendly layout design 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 169 - 174
- [42] Parameterized Test Patterns Methodology For Layout Design Rule Checking Verification 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 588 - 591
- [45] Design assistant approach to analogue layout generation IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (04): : 213 - 217
- [47] A hybrid approach for business process verification RESEARCH AND PRACTICAL ISSUES OF ENTERPRISE INFORMATION SYSTEMS II, VOL 1, 2008, 254 : 1 - +
- [48] User-Friendly Design Approach for Analog Layout Design DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
- [49] Design and layout of Schottky diodes in a standard CMOS process 2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 79 - 82