An approach to layout and process verification for microsystem physical design

被引:0
|
作者
K. Hahn
R. Brück
机构
[1] University of Dortmund,
[2] Department of Computer Science,undefined
[3] Chair # 1 Otto-Hahn-Str. 16,undefined
[4] D-44221 Dortmund,undefined
[5] Germany,undefined
[6] Friedrich-Schiller-Universität Jena,undefined
[7] Institut für Informatik Ernst-Abbe-Platz 2,undefined
[8] D-07743 Jena,undefined
[9] Germany,undefined
来源
关键词
Microstructure; Design System; Process Step; Design Strategy; Process Sequence;
D O I
暂无
中图分类号
学科分类号
摘要
 The physical phases of microsystem design are concerned with generating all data needed to fabricate microstructures. As lithography-based technologies are used to fabricate MEMS, this includes the design of two-dimensional mask layouts as well as the design of process step sequences and parameters which determine the object extensions in the third dimension. LIDO is a MEMS physical design system that supports this concurrent design strategy by providing tools to easily configure appropriate process sequences, to derive consistent sets of geometric layout design rules from them and to use these design rules to verify mask layouts.
引用
收藏
页码:53 / 60
页数:7
相关论文
共 50 条
  • [21] LithoScope: Simulation based mask layout verification with physical resist model
    Qian, QD
    22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 1234 - 1241
  • [22] An Approach to the Facility Layout Design Optimization
    Bhowmik, Rekha
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (04): : 212 - 220
  • [23] An ergonomic approach to facility design and layout
    Brown, BW
    APPLIED ERGONOMICS, 2001, : 293 - 310
  • [24] An Approach to Jointly Optimize the Process Plan, Scheduling, and Layout Design in Reconfigurable Manufacturing Systems
    Garcia, Isabel Barros
    Daaboul, Joanna
    Jouglet, Antoine
    Le Duigou, Julien
    11TH INTERNATIONAL WORKSHOP ON SERVICE ORIENTED, HOLONIC AND MULTI-AGENT MANUFACTURING SYSTEMS FOR INDUSTRY OF THE FUTURE, SOHOMA 2021, 2022, 1034 : 403 - 415
  • [25] Memory Layout Extraction and Verification Method for Reliable Physical Memory Acquisition
    Jung, Seungwon
    Seo, Seunghee
    Kim, Yeog
    Lee, Changhoon
    ELECTRONICS, 2021, 10 (12)
  • [26] Microsystem modeling - from macromodels to microsystem design
    Husak, M
    NANOTECH 2003, VOL 1, 2003, : 272 - 275
  • [27] AN INTERACTIVE LAYOUT DESIGN SYSTEM WITH REAL-TIME LOGICAL VERIFICATION AND EXTRACTION OF LAYOUT PARASITICS
    RUGEN, I
    SCHROCKPAULI, C
    GERBERSHAGEN, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) : 698 - 704
  • [28] Consideration of layout in product design and process planning
    Adil, GK
    ADVANCES IN CONCURRENT ENGINEERING: CE96: COLLABORATIVE WORK ORGANIZATION AND MANAGEMENT PRODUCT AND PROCESS INTEGRATION PLANNING AND SCHEDULING INFORMATION AND PROCESS MODELING DATA EXCHANGE PRACTICAL APPLICATIONS, 1996, 96 : 251 - 255
  • [29] LAYOUT DESIGN USING THE ANALYTIC HIERARCHY PROCESS
    CAMBRON, KE
    EVANS, GW
    COMPUTERS & INDUSTRIAL ENGINEERING, 1991, 20 (02) : 211 - 229
  • [30] Dried buttermilk containing galactooligosaccharides-process layout and its verification
    Curda, L.
    Rudolfova, J.
    Stetina, J.
    Dryak, B.
    JOURNAL OF FOOD ENGINEERING, 2006, 77 (03) : 468 - 471