共 50 条
- [22] An Efficient Block-Based Architecture for Reconfigurable FIR Filter Using Partial-Product Method Circuits, Systems, and Signal Processing, 2022, 41 : 2173 - 2187
- [23] Efficient mutliplierless polyphase FIR filter based on new distributed arithmetic architecture CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 958 - 962
- [25] Area Efficient FIR filter using Graph Based Algorithm SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 495 - 498
- [26] FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter SN APPLIED SCIENCES, 2022, 4 (04):
- [27] FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter SN Applied Sciences, 2022, 4
- [28] Inexact Addition and Subtraction for the Reconfigurable FIR Filter Implementation using CSD based Common Subexpression Elimination PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 946 - 951
- [29] Hardware Efficient, Deterministic QCAC Matrix Based Compressed Sensing Encoder Architecture for Wireless Neural Recording Application PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 212 - 215