An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application

被引:0
|
作者
Ajeet Kumar Srivastava
Krishna Raj
机构
[1] Harcourt Butlar Technical University,Department of Electronics Engineering
[2] Harcourt Butlar Technical University,Department of Electronics Engineering
来源
关键词
Finite impulse response (FIR); Common subexpression elimination (CSE); Binary sub-expression elimination (BSE); Grouping methods; Filter architecture;
D O I
暂无
中图分类号
学科分类号
摘要
FIR filter is an essential part of digital signal processing that is extensively used in many areas such as wireless applications and digital processing system. The FIR filter design is inherently stable and has a linear phase characteristic under symmetric conditions, but its implementation often involves complexity and a large filter length to achieve specific design requirements. In this paper, the complexity of the FIR filter is reduced by eliminating the repeated subexpression in a canonic signed digit (CSD) number system based filter operation. A new grouping method has been proposed for the CSD number system-based filter coefficient to minimize the number of unpaired nonzero bits in the filter coefficient. The statistical analysis of the proposed grouping method is performed and compared with other existing schemes. The number of unpaired nonzero bits in the proposed grouping scheme is reduced by an average of 24.11%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} as compared to other existing schemes. Further, an efficient FIR filter with hardware sharing architecture is designed and implemented to achieve a 14.65%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} reduction in average power consumption, and the average operation speed is increased by 10.1%\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\%$$\end{document} compared to the other existing filter structures.
引用
收藏
页码:3433 / 3448
页数:15
相关论文
共 50 条
  • [21] An Efficient Block-Based Architecture for Reconfigurable FIR Filter Using Partial-Product Method
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (04) : 2173 - 2187
  • [22] An Efficient Block-Based Architecture for Reconfigurable FIR Filter Using Partial-Product Method
    Prabhat Chandra Shrivastava
    Prashant Kumar
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2022, 41 : 2173 - 2187
  • [23] Efficient mutliplierless polyphase FIR filter based on new distributed arithmetic architecture
    Tecpanecatl-Xihuitl, J. Luis
    Aguilar-Ponce, Ruth M.
    Ismail, Yasser
    Bayoumi, Magdy A.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 958 - 962
  • [24] Area-power efficient lighting unit architecture based on hardware sharing
    Rios, M. A.
    Hong, S. H.
    ELECTRONICS LETTERS, 2012, 48 (12) : 681 - 682
  • [25] Area Efficient FIR filter using Graph Based Algorithm
    Kumar, C. Uthaya
    Rabi, B. Justus
    SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 495 - 498
  • [26] FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter
    Meitei, Huirem Bharat
    Kumar, Manoj
    SN APPLIED SCIENCES, 2022, 4 (04):
  • [27] FPGA implantations of TRNG architecture using ADPLL based on FIR filter as a loop filter
    Huirem Bharat Meitei
    Manoj Kumar
    SN Applied Sciences, 2022, 4
  • [28] Inexact Addition and Subtraction for the Reconfigurable FIR Filter Implementation using CSD based Common Subexpression Elimination
    Manuprasad, V
    Hareesh, V
    Bindiya, T. S.
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 946 - 951
  • [29] Hardware Efficient, Deterministic QCAC Matrix Based Compressed Sensing Encoder Architecture for Wireless Neural Recording Application
    Zhao, Wenfeng
    Sun, Biao
    Wu, Tong
    Yang, Zhi
    PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 212 - 215
  • [30] Efficient Parallel Architecture for Fixed-Coefficient and Variable-Coefficient FIR Filters Using Distributed Arithmetic
    Singhal, Subodh Kumar
    Mohanty, Basant Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (07)