Body potential analysis of ultra thin gate oxide FD-SOI MOSFETs in accumulation mode operation

被引：0
|
作者：
K. Hayama
K. Takakura
H. Ohyama
J. M. Rafí
A. Mercha
E. Simoen
C. Claeys
机构：
[1] Kumamoto National College of Technology,E.E. Dept
[2] Institut de Microelectrònica de Barcelona (CNM-CSIC),undefined
[3] KU Leuven,undefined
来源：
Journal of Materials Science: Materials in Electronics | 2005年 / 16卷
关键词：
Valence Band; Electron Valence; Gate Voltage; Potential Analysis; Gate Length;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new method for body potential estimation of ultra thin gate oxide fully-depleted silicon-on-insulator MOSFETs in accumulation mode operation is presented. The impact of the back gate voltage, gate length and drain voltage on the body potential is investigated. The magnitude of the Electron Valence Band gate tunneling-induced 2nd peak of the transconductance, characteristic of these ultra thin gate oxide FD SOI MOSFETs, is analyzed in terms of body potential changes and front gate characteristics shifts. Finally, a decrease of the body potential for strong accumulation back gate biases is revealed and discussed.
引用
收藏
页码：459 / 462
页数：3
相关论文
共 50 条
  • [21] Characterization and Modeling of NBTI in Nanoscale UltraThin Body UltraThin Box FD-SOI MOSFETs
    Karatsori, Theano A.
    Theodorou, Christoforos G.
    Haendler, Sebastien
    Planes, Nicolas
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 4913 - 4918
  • [22] Parasitic bipolar effect in ultra-thin FD SOI MOSFETs
    Liu, F. Y.
    Ionica, I.
    Bawedin, M.
    Cristoloveanu, S.
    SOLID-STATE ELECTRONICS, 2015, 112 : 29 - 36
  • [23] Efficient Small-Signal Extraction Technique for Ultra-Thin Body and Ultra-Thin Box FD-SOI transistor
    Maafri, D.
    Yagoub, M. C. E.
    Touhami, R.
    Slimane, A.
    Belaroussi, M. T.
    Raskin, J-P.
    2015 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2015,
  • [24] Statistical Analysis of Dynamic Variability in 28nm FD-SOI MOSFETs
    Ioannidis, E. G.
    Haendler, S.
    Theodorou, C. G.
    Planes, N.
    Dimitriadis, C. A.
    Ghibaudo, G.
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 214 - 217
  • [25] In-wafer variability in FD-SOI MOSFETs: detailed analysis and statistical modelling
    Pradeep, Krishna
    Scheer, Patrick
    Poiroux, Thierry
    Juge, Andre
    Ghibaudo, Gerard
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (05)
  • [26] 1/f Noise responses of Ultra-Thin Body and Buried oxide FD-SOI PMOSFETs under total ionizing dose irradiation
    Zhang, Ruiqin
    Zheng, Qiwen
    Lu, Wu
    Cui, Jiangwei
    Li, Yudong
    Guo, Qi
    RADIATION EFFECTS AND DEFECTS IN SOLIDS, 2021, 176 (11-12): : 1202 - 1214
  • [27] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
    Fiegna, C
    Abramo, A
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
  • [28] ANALYSIS OF DRAIN BREAKDOWN AND EVALUATION OF OPERATION SPEED IN ULTRA-THIN SOI MOSFETS
    YOSHIMI, M
    TAKAHASHI, M
    KAMBAYASHI, S
    KEMMOCHI, M
    WADA, T
    NATORI, K
    1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 15 - 16
  • [29] Impact of Back-Gate Biasing on the Transport Properties of 22 nm FD-SOI MOSFETs at Cryogenic Temperatures
    Al Mamun, Fahad
    Vasileska, Dragica
    Esqueda, Ivan Sanchez
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (10) : 5417 - 5423
  • [30] Design considerations of ultra-thin body SOI MOSFETs
    Tian, Y
    Huang, R
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 283 - 286
12345