共 50 条
- [41] On a new graph theory approach to designing zero-aliasing space compressors for built-in self-testing 2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1890 - +
- [42] Test width compression for built-in self testing ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 328 - 337
- [44] Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with compact test sets PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 198 - 201
- [46] Optimising pseudo-random built-in self-testing of fully synchronous as well as multisynchronous networks-on-chip IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (02): : 58 - 68
- [47] Development of cutting tools with built-in thin film thermocouples ADVANCES IN ABRASIVE TECHNOLOGY VI, 2004, 257-258 : 547 - 552