A 6-Gbps dual-mode digital clock and data recovery circuit in a 65-nm CMOS technology

被引：0
|
作者：
Min-Ki Jeon
Changsik Yoo
机构：
[1] Hanyang University,Integrated Circuits Laboratory, Department of Electronic Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2015年 / 85卷
关键词：
Clock and data recovery (CDR); Phase locked loop (PLL); Digitally-controlled oscillator (DCO);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A 6-Gbps dual-mode digital clock and data recovery (CDR) circuit for both the mesochronous clocking system and the plesiochronous clocking system has been developed. Fabricated in a 65-nm CMOS technology, the prototype consumes 25.2 and 22.8-mW from 1.2-V supply and root-mean-square jitter of the recovered clock was measured to be 7.2 and 8.5-ps for 6-Gbps mesochronous system and plesiochronous system, respectively. For both operation modes, less than 10−12 bit-error-rate was achieved with 27-1 pseudo-random binary sequence pattern and active area of the implemented CDR circuit is 0.025-mm2.
引用
收藏
页码：209 / 215
页数：6
相关论文
共 50 条
  • [31] A 120-mV Input, Fully Integrated Dual-Mode Charge Pump in 65-nm CMOS for Thermoelectric Energy Harvester
    Chen, Po-Hung
    Ishida, Koichi
    Zhang, Xin
    Okuma, Yasuyuki
    Ryu, Yoshikatsu
    Takamiya, Makoto
    Sakurai, Takayasu
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 469 - +
  • [32] Millimeter-wave dual-mode and dual-band switchable Gilbert up-conversion mixer in 65-nm CMOS process
    Zhu, Fang
    Luo, Guo Qing
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2021, 13 (09) : 875 - 879
  • [33] A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
    Piro, F.
    Rinella, G. Aglieri
    Andronic, A.
    Antonelli, M.
    Aresti, M.
    Baccomi, R.
    Becht, P.
    Beole, S.
    Braach, J.
    Buckland, M. D.
    Buschmann, E.
    Camerini, P.
    Carnesecchi, F.
    Cecconi, L.
    Charbon, E.
    Contin, G.
    Dannheim, D.
    de Melo, J.
    Deng, W.
    di Mauro, A.
    Vassilev, M. Dimitrova
    Emiliani, S.
    Hasenbichler, J.
    Hillemanns, H.
    Hong, G. H.
    Isakov, A.
    Junique, A.
    Kluge, A.
    Kotliarov, A.
    Krizek, F.
    Kugathasan, T.
    Lautner, L.
    Lemoine, C.
    Mager, M.
    Marras, D.
    Martinengo, P.
    Masciocchi, S.
    Menzel, M. W.
    Munker, M.
    Rachevski, A.
    Rebane, K.
    Reidt, F.
    Russo, R.
    Sanna, I.
    Sarritzu, V.
    Senyukov, S.
    Snoeys, W.
    Sonneveld, J.
    Suljic, M.
    Svihra, P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (09) : 2191 - 2200
  • [34] A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS
    Biereigel, Stefan
    Kulis, Szymon
    Leitao, Pedro
    Francisco, Rui
    Moreira, Paulo
    Leroux, Paul
    Prinzie, Jeffrey
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (05) : 1438 - 1446
  • [35] A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
    Prinzie, Jeffrey
    Kulis, Szymon
    Leitao, Pedro
    Francisco, Rui
    De Smedt, Valentijn
    Moreira, Paulo
    Leroux, Paul
    2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 65 - 68
  • [36] Performance Enhanced 6-bit Phase Shifter in 65-nm CMOS Technology
    Arthi, R.
    Christopher, S.
    Selvajyothi, K.
    2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 672 - 674
  • [37] A Dual-Mode Highly Efficient 60 GHz Power Amplifier in 65 nm CMOS
    Farahabadi, Payam M.
    Moez, Kambiz
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 155 - 158
  • [38] 25-Gb/s Clock and Data Recovery IC Using Latch-Load Combined with CML Buffer Circuit for Delay Generation with 65-nm CMOS
    Tanaka, Tomonori
    Furuichi, Kosuke
    Uemura, Hiromu
    Noguchi, Ryosuke
    Koda, Natsuyuki
    Arauchi, Koki
    Omoto, Daichi
    Inaba, Hiromi
    Kishine, Keiji
    Nakano, Shinsuke
    Nogawa, Masafumi
    Nosaka, Hideyuki
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [39] Implementation of All-Digital Wideband RF Frequency Synthesizers in 65-nm CMOS Technology
    Rapinoja, Tapio
    Xu, Liangge
    Stadius, Kari
    Ryynanen, Jussi
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1948 - 1951
  • [40] Delay-locked loop based clock and data recovery with wide operating range and low jitter in a 65-nm CMOS process
    Wang, Yuan
    Liu, Yuequan
    Jia, Song
    Zhang, Xing
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (06) : 851 - 858
12345