Estimation of BIST Resources During High-Level Synthesis

被引:0
|
作者
Ishwar Parulkar
Sandeep K. Gupta
Melvin A. Breuer
机构
[1] Sun Microsystems,Department of Electrical Engineering—Systems
[2] Inc.,undefined
[3] University of Southern California,undefined
来源
关键词
built-in self-test; high-level synthesis; estimation;
D O I
暂无
中图分类号
学科分类号
摘要
Lower bound estimations of functional resources at various stages of high-level synthesis have been developed to guide synthesis algorithms toward optimal solutions. In this paper we present lower bounds on the number of test resources (i.e., registers that generate pseudo-random test patterns and/or compress test responses) required to test a synthesized data path using built-in self-test (BIST). The bounds on different types of test resources are proved to be individually achievable and experiments show that in most cases the bounds can be achieved simultaneously and with minimum number of functional registers. Efficient ways of computing the lower bounds are developed. The estimations are performed on scheduled data flow graphs with a given module assignment and provide a practical way of selecting or modifying module assignments and schedules such that the resulting synthesized data path requires a small number of BIST resources to test itself.
引用
收藏
页码:221 / 237
页数:16
相关论文
共 50 条
  • [41] A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures
    Alfredo Benso
    Silvia Cataldo
    Silvia Chiusano
    Paolo Prinetto
    Yervant Zorian
    Journal of Electronic Testing, 2000, 16 : 179 - 184
  • [42] High level synthesis for loop-based BIST
    Xiaowei Li
    Paul Y. S. Cheung
    Journal of Computer Science and Technology, 2000, 15 : 338 - 345
  • [43] A high-level EDA environment for the automatic insertion of HD-BIST structures
    Benso, A
    Cataldo, S
    Chiusano, S
    Prinetto, P
    Zorian, Y
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 179 - 184
  • [44] Transformation based insertion of on-line testing resources in a high-level synthesis environment
    Oikonomakos, P
    Zwolinski, M
    PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 185 - 185
  • [45] A Design-flow for High-Level Synthesis and Resource Estimation of Reconfigurable Architectures
    Pasha, Muhammad Adeel
    Siddiqui, Bilal
    Farooq, Umer
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [46] THE INTEGRATION OF LOGIC SYNTHESIS AND HIGH-LEVEL SYNTHESIS
    CAMPOSANO, R
    TREVILLYAN, LH
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 744 - 747
  • [47] LOWER-BOUND PERFORMANCE ESTIMATION FOR THE HIGH-LEVEL SYNTHESIS SCHEDULING PROBLEM
    RIM, MJ
    JAIN, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) : 451 - 458
  • [48] Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning
    Dai, Steve
    Zhou, Yuan
    Zhang, Hang
    Ustun, Ecenur
    Young, Evangeline F. Y.
    Zhang, Zhiru
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 129 - 132
  • [49] Incorporating performance and testability constraints during binding in high-level synthesis
    Mujumdar, A
    Jain, R
    Saluja, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (10) : 1212 - 1225
  • [50] Towards a high-level power estimation capability
    Nemani, M
    Najm, FN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 588 - 598