共 50 条
- [41] A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures Journal of Electronic Testing, 2000, 16 : 179 - 184
- [42] High level synthesis for loop-based BIST Journal of Computer Science and Technology, 2000, 15 : 338 - 345
- [43] A high-level EDA environment for the automatic insertion of HD-BIST structures JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 179 - 184
- [44] Transformation based insertion of on-line testing resources in a high-level synthesis environment PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 185 - 185
- [45] A Design-flow for High-Level Synthesis and Resource Estimation of Reconfigurable Architectures 2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
- [46] THE INTEGRATION OF LOGIC SYNTHESIS AND HIGH-LEVEL SYNTHESIS 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 744 - 747
- [48] Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 129 - 132