共 50 条
- [32] High-level synthesis for testability 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 718 - 721
- [34] Interconnection optimization during high-level synthesis of digital systems DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 109 - 115
- [35] Storage assignment during high-level synthesis for configurable architectures ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 3 - 6
- [37] TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
- [40] A high-level data path allocation algorithm based on BIST testability metrics ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 232 - 236