A comparative simulation study on the power–performance of multi-core architecture

被引:0
|
作者
Vijayalakshmi Saravanan
Alagan Anpalagan
D. P. Kothari
Isaac Woungang
Mohammad S. Obaidat
机构
[1] Ryerson University,WINCORE Lab
[2] I.I.T.,undefined
[3] Monmouth University,undefined
来源
关键词
Multi-core processors; Multi-threading; power–performance; Simulation study;
D O I
暂无
中图分类号
学科分类号
摘要
Nowadays, multi-core processor is the main technology used in desktop PCs, laptop computers and mobile hardware platforms. As the number of cores on a chip keeps increasing, it adds up the complexity and impacts more on both power and performance of a processor. In multi-processors, the number of cores and various parameters, such as issue-width, number of instructions and execution time, are key design factors to balance the amount of thread-level parallelism and instruction-level parallelism. In this paper, we perform a comprehensive simulation study that aims to find the optimum number of processor cores in desktop/laptop computing processor models with shallow pipeline depth. This paper also explores the trade-off between the number of cores and different parameters used in multi-processors in terms of power–performance gains and analyzes the impact of 3D stacking on the design of simultaneous multi-threading and chip multiprocessing. Our analysis shows that the optimum number of cores varies with different classes of workloads, namely: SPEC2000, SPEC2006 and MiBench. Simulation study is presented using architectures with shorter pipeline depth, showing that (1) the optimum number of cores for power–performance is 8, (2) the optimum number of threads in the range [2, 4], and (3) for beyond 32 cores, multi-core processors are no longer efficient in terms of performance benefits and overall power consumption.
引用
收藏
页码:465 / 487
页数:22
相关论文
共 50 条
  • [41] Power Consumption in Multi-core Processors
    Balakrishnan, M.
    CONTEMPORARY COMPUTING, 2012, 306 : 3 - 3
  • [42] Multi-core Architecture Cache Performance Analysis and Optimization Based on Distributed Method
    Cheng, Kefei
    Pan, Kewen
    Feng, Jun
    Bai, Yong
    ADVANCED DATA MINING AND APPLICATIONS (ADMA 2010), PT II, 2010, 6441 : 522 - 528
  • [43] Performance Analysis of Hybrid OpenMP/MPI Based on Multi-core Cluster Architecture
    Kotobi, Amjad
    Hamid, Nor Asilah Wati Abdul
    Othman, Mohamed
    Hussin, Masnida
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND TECHNOLOGY (ICCST), 2014,
  • [44] Performance analysis and evaluation of mellanox ConnectX InfiniBand architecture with multi-core platforms
    Sur, Sayantan
    Koop, Matthew J.
    Chai, Lei
    Panda, Dhabaleswar K.
    15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2007, : 125 - +
  • [45] Performance Improvement of Multi-Core Architecture Using Whetstone Application in Linux.
    Raju, P. Bala Subramanyam
    Govindarajulu, P.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (10): : 47 - 53
  • [46] StackPool: A High-Performance Scalable Network Architecture on Multi-core Servers
    Gu, Qiang
    Wen, Liufei
    Dai, Fen
    Gong, Hao
    Yang, Yongqiang
    Xu, Xiangyang
    Feng, Zexi
    2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), 2013, : 17 - 28
  • [47] Improving Multi-Core Performance Using Mixed-Cell Cache Architecture
    Khan, Samira M.
    Alameldeen, Alaa R.
    Wilkerson, Chris
    Kulkarni, Jaydeep
    Jimenez, Daniel A.
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 119 - 130
  • [48] Optimization Techniques and Performance Evaluation of a Multithreaded Multi-core Architecture Using OpenMP
    Babu, M. Rajasekhara
    Krishna, P. Venkata
    Khalid, M.
    ADVANCES IN COMPUTING AND COMMUNICATIONS, PT I, 2011, 190 : 182 - 191
  • [49] Pushing Low Power Limits on Multi-Core High Performance SoC
    Kowkutla, Venkateswar
    Kothamasu, Siva
    Shin, Kazunobu
    Hu, Chunhua
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 255 - 258
  • [50] The Multi-Program Performance Model: Debunking Current Practice in Multi-Core Simulation
    Van Craeynest, Kenzo
    Eeckhout, Lieven
    2011 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2011, : 26 - 37