Delay Test Generation: A Hardware Perspective

被引：0
|
作者：
Jacob Savir
机构：
[1] New Jersey Institute of Technology,ECE Dept.
来源：
Journal of Electronic Testing | 1997年 / 10卷
关键词：
delay test; linear feedback shift register; cellular automata; transition test; skewed-load delay test; shift dependency; pseudo-random test;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An important problem one faces during design of a built-in self-test(BIST) based delay test is the selection of a proper generator toapply the test vectors. This problem is due to the need of applyinga pair of patterns to detect any given delay fault. The secondvector has to be launched against the logic immediately following thefirst vector. This timing requirement places severe restrictions onthe kind of hardware suitable for the task, especially in built-inself-test applications where the generator must reside on chip.
引用
收藏
页码：245 / 254
页数：9
相关论文
共 50 条
  • [31] OPART - A HARDWARE-DESCRIPTION LANGUAGE FOR TEST-GENERATION
    SZIRAY, J
    NAGY, Z
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 525 - 530
  • [32] A Practical Test Patterns Generation Technique for Hardware Trojan Detection
    Fang, Lei
    Li, Lei
    Li, Zhen
    ELEKTROTEHNISKI VESTNIK-ELECTROCHEMICAL REVIEW, 2013, 80 (05): : 266 - 270
  • [33] Fault Simulation and Test Generation for Clock Delay Faults
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Saluja, Kewal K.
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [34] Deriving logic systems for path delay test generation
    Bose, S
    Agarwal, P
    Agrawal, VD
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (08) : 829 - 846
  • [35] Efficient test generation algorithm for path delay faults
    Kim, MG
    Kang, SH
    ELECTRONICS LETTERS, 2000, 36 (01) : 13 - 14
  • [36] A generalized test generation procedure for path delay faults
    Pomeranz, I
    Reddy, SM
    TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, : 274 - 283
  • [37] EFFECTS OF RACES, DELAYS, AND DELAY FAULTS ON TEST GENERATION
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (10) : 1078 - 1092
  • [38] Generation of functional delay test with multiple input transitions
    Jusas, Vacius
    Motiejunas, Kestutis
    INFORMATION TECHNOLOGY AND CONTROL, 2007, 36 (03): : 259 - 267
  • [39] Functional delay test generation based on software prototype
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1578 - 1585
  • [40] Low Power Test Generation for Path Delay Faults
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
12345