Background scrolling in high-level synthesis oriented game programing library

被引:0
|
作者
Kilryong Lee
Akira Yamawaki
机构
[1] Kyushu Institute of Technology,
来源
关键词
High-level synthesis; FPGA; Background scrolling; Game library;
D O I
暂无
中图分类号
学科分类号
摘要
We are developing a game programing library which can be converted to hardware modules by high-level synthesis, HLS technology to realize high-performance and low-power mobile terminals executing game applications. High-level synthesis is a technology that converts software into hardware automatically. The game software is executed by high-speed and low-power hardware on the reconfigurable devices in the mobile terminals instead of power-hungry software execution. To make high-level synthesis tool generate a desirable hardware module, we must describe software program well considering the hardware organization. In this paper, we develop a background scrolling processing as one of functions in high-level synthesis-oriented game software library. The pure software to realize the background scrolling has two nested loops accessing to the same array in the main loop. The former loop must finish all read and write accesses to the arrays before starting the operations of the latter loop. This prevents the latter loop starting in parallel to the former loop even if they have some parallelism. As a result, it disturbs making hardware high-speeded and well-pipelined by high-level synthesis tool and may lead to a significant latency. In this paper, we show a program description method to avoid this problem. With this method, high-level synthesis tool may convert background scrolling processing efficiently. In addition, we also evaluate the execution time, resource usage and power consumption of the hardware module that high-level synthesis generated through the experiment.
引用
收藏
页码:455 / 460
页数:5
相关论文
共 50 条
  • [41] GRAPHICS LIBRARY AIDS HIGH-LEVEL INTERACTIVE VISUALIZATION
    WILLIAMS, T
    COMPUTER DESIGN, 1988, 27 (04): : 30 - 31
  • [42] A Novel Testability-Oriented Data Path Scheduling Scheme in High-Level Synthesis
    Cheng, Benmao
    Wang, Hong
    Yang, Shiyuan
    Niu, Daoheng
    Jin, Yang
    Tsinghua Science and Technology, 2007, 12 (SUPPL. 1): : 134 - 138
  • [43] Efficient library characterization for high-level power estimation
    Ben Dhaou, I
    Tenhunen, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 657 - 661
  • [44] THE INTEGRATION OF LOGIC SYNTHESIS AND HIGH-LEVEL SYNTHESIS
    CAMPOSANO, R
    TREVILLYAN, LH
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 744 - 747
  • [45] DESIGN OF A COBOL ORIENTED HIGH-LEVEL LANGUAGE MACHINE
    YAMAMOTO, M
    NAKAZAKI, R
    YOKOTA, M
    HAKOZAKI, K
    UMEMURA, M
    KUMANO, K
    NEC RESEARCH & DEVELOPMENT, 1980, (57): : 29 - 38
  • [46] Attribute Oriented Induction of High-level Emerging Patterns
    Warnars, Spits
    2012 IEEE INTERNATIONAL CONFERENCE ON GRANULAR COMPUTING (GRC 2012), 2012, : 525 - 530
  • [47] High-Level Synthesis for Security and Trust
    Rajendran, Jeyavijayan
    Zhang, Huan
    Sinanoglu, Ozgur
    Karri, Ramesh
    PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 232 - +
  • [48] VHDL AS INPUT FOR HIGH-LEVEL SYNTHESIS
    CAMPOSANO, R
    SAUNDERS, LF
    TABET, RM
    IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (01): : 43 - 49
  • [49] IMPROVING THE PERFORMANCE OF HIGH-LEVEL SYNTHESIS
    MARWEDEL, P
    SCHENK, W
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 381 - 387
  • [50] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203