Background scrolling in high-level synthesis oriented game programing library

被引:0
|
作者
Kilryong Lee
Akira Yamawaki
机构
[1] Kyushu Institute of Technology,
来源
关键词
High-level synthesis; FPGA; Background scrolling; Game library;
D O I
暂无
中图分类号
学科分类号
摘要
We are developing a game programing library which can be converted to hardware modules by high-level synthesis, HLS technology to realize high-performance and low-power mobile terminals executing game applications. High-level synthesis is a technology that converts software into hardware automatically. The game software is executed by high-speed and low-power hardware on the reconfigurable devices in the mobile terminals instead of power-hungry software execution. To make high-level synthesis tool generate a desirable hardware module, we must describe software program well considering the hardware organization. In this paper, we develop a background scrolling processing as one of functions in high-level synthesis-oriented game software library. The pure software to realize the background scrolling has two nested loops accessing to the same array in the main loop. The former loop must finish all read and write accesses to the arrays before starting the operations of the latter loop. This prevents the latter loop starting in parallel to the former loop even if they have some parallelism. As a result, it disturbs making hardware high-speeded and well-pipelined by high-level synthesis tool and may lead to a significant latency. In this paper, we show a program description method to avoid this problem. With this method, high-level synthesis tool may convert background scrolling processing efficiently. In addition, we also evaluate the execution time, resource usage and power consumption of the hardware module that high-level synthesis generated through the experiment.
引用
收藏
页码:455 / 460
页数:5
相关论文
共 50 条
  • [31] An Introduction to High-Level Synthesis
    Coussy, Philippe
    Meredith, Michael
    Gajski, Daniel D.
    Takach, Andres
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 8 - 17
  • [32] THE STATUS OF HIGH-LEVEL SYNTHESIS
    WALKER, RA
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 42 - 43
  • [33] High-level synthesis for testability
    Marzouki, M
    Alves, VC
    Antunes, AR
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 718 - 721
  • [34] PASS - HIGH-LEVEL SYNTHESIS
    EWERING, C
    GERHARDT, G
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 103 - 108
  • [35] Low Power Scheduling in High-level Synthesis using Dual-Vth Library
    Ghandali, Samaneh
    Alizadeh, Bijan
    Navabi, Zainalabedin
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 502 - 506
  • [36] High-level library mapping based on polynomial representation
    Zhou, H
    Lin, ZG
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 202 - 205
  • [37] The Transform Library - A high-level interface to coordinate systems
    Lyn, Janine
    Burke, Douglas
    Cresitello-Dittmar, Mark
    Doe, Stephen
    Evans, Ian
    Evans, Janet DePonte
    Germain, Gregg
    McDowell, Jonathan
    Miller, Joseph
    ASTRONOMICAL DATA ANALYSIS SOFTWARE AND SYSTEMS XVII, 2008, 394 : 658 - 661
  • [38] Throughput-Oriented Spatio-Temporal Optimization in Approximate High-Level Synthesis
    Leipnitz, Marcos T.
    Nazar, Gabriel L.
    2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 316 - 323
  • [39] Area-oriented Iterative Method for Design Space Exploration with High-Level Synthesis
    da Silva, Jeferson Santiago
    Bampi, Sergio
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [40] Evolutionary game analysis of high-level talents aggregating
    Chen Xuezhong
    Sun Lili
    PROCEEDINGS OF THE 2006 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING, 2006, : 864 - 868