共 50 条
- [5] Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology Science China Information Sciences, 2016, 59
- [8] Single Event Transient Pulse Width Measurements in a 65-nm Bulk CMOS Technology at Elevated Temperatures 2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 763 - 767