Modeling of short geometry polycrystalline-silicon thin-film transistor

被引:0
|
作者
Chopra, S
Gupta, RS
机构
[1] Univ Delhi, Dept Elect Sci, New Delhi 110021, India
[2] Acharya Narendra Dev Coll, Dept Phys, New Delhi 110019, India
关键词
grain boundary; poly-Si; short geometry effect;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An accurate model for the device characteristics of a short geometry polysilicon thin-film transistor (poly-Si TFT) is developed. The proposed channel length dependent threshold voltage and the current-voltage (I-V) characteristics determined are in excellent agreement with experimental results confirming the validity of this model. The impact of the grain size on device characteristics is also shown.
引用
收藏
页码:2444 / 2446
页数:3
相关论文
共 50 条
  • [31] 2-D Simulator of Laser Crystallization for Polycrystalline-Silicon Thin-Film Transistors
    Matsuki, Kuniaki
    Saito, Ryusuke
    Tsukamoto, Shuji
    Kimura, Mutsumi
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (03) : 472 - 476
  • [32] Four-terminal polycrystalline-silicon vertical thin-film transistors on glass substrates
    Suzuki, Kosei
    Kusunoki, Kotaro
    Ito, Yuto
    Hara, Akito
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (04)
  • [33] 3-D Simulator of Laser Crystallization for Polycrystalline-Silicon Thin-Film Transistors
    Matsuki, Kuniaki
    Kimura, Mutsumi
    Ishihara, Ryoichi
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (04) : 650 - 656
  • [34] On the characteristics of polycrystalline-silicon thin-film transistors; two-dimensional numerical analysis
    Li, TS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (02) : 145 - 157
  • [35] Color Sensitivity of Thin-Film Phototransistor Using Polycrystalline-Silicon Film with p/i/n Structure
    Miura, Yuta
    Ogura, Takeshi
    Hachida, Tomohisa
    Nishizaki, Yoshitaka
    Yamashita, Takehiko
    Shima, Takehiro
    Kimura, Mutsumi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
  • [36] Modeling of kink effect in polycrystalline silicon thin-film transistors
    Deng, Wanling
    Zheng, Xueren
    SOLID-STATE ELECTRONICS, 2009, 53 (06) : 669 - 673
  • [37] On-current modeling of polycrystalline silicon thin-film transistors
    Gupta, N
    Tyagi, BP
    PHYSICA SCRIPTA, 2005, 72 (04) : 339 - 342
  • [38] Investigations on the Gate-Induced Drain Leakage Current of Polycrystalline-Silicon Thin-Film Transistor and Its Suppression With Drain Bias Sweep
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    Shan, Qi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (04) : 1572 - 1577
  • [39] Heterogeneous monolithic complementary thin-film transistor with n-channel polycrystalline-silicon and upper p-channel double-gate polycrystalline-germanium thin-film transistors on a glass substrate
    Ito, Yuto
    Goshima, Daiki
    Kurihara, Akito
    Hara, Akito
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2025, 64 (01)
  • [40] Analysis of grain boundary induced nonlinear output characteristics in polycrystalline-silicon thin-film transistors
    Ikeda, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (3A): : 1540 - 1547