Modeling of short geometry polycrystalline-silicon thin-film transistor

被引：0
|
作者：
Chopra, S
Gupta, RS
机构：
[1] Univ Delhi, Dept Elect Sci, New Delhi 110021, India
[2] Acharya Narendra Dev Coll, Dept Phys, New Delhi 110019, India
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2000年 / 47卷 / 12期
关键词：
grain boundary; poly-Si; short geometry effect;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An accurate model for the device characteristics of a short geometry polysilicon thin-film transistor (poly-Si TFT) is developed. The proposed channel length dependent threshold voltage and the current-voltage (I-V) characteristics determined are in excellent agreement with experimental results confirming the validity of this model. The impact of the grain size on device characteristics is also shown.
引用
收藏
页码：2444 / 2446
页数：3
相关论文
共 50 条
  • [21] First Demonstration of Ferroelectric Tunnel Thin-Film Transistor Nonvolatile Memory With Polycrystalline-Silicon Channel and HfZrOx Gate Dielectric
    Ma, William Cheng-Yu
    Su, Chun-Jung
    Kao, Kuo-Hsing
    Lee, Yao-Jen
    Lin, Ju-Heng
    Wu, Pin-Hua
    Chang, Jui-Che
    Yen, Cheng-Lun
    Tseng, Hsin-Chun
    Liao, Hsu-Tang
    Chou, Yu-Wen
    Chiu, Min-Yu
    Chen, Yan-Qing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6072 - 6077
  • [22] Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film Transistors With MILC
    Chen, Yi-Hsuan
    Yen, Li-Chen
    Chang, Tien-Shun
    Chiang, Tsung-Yu
    Kuo, Po-Yi
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 1017 - 1019
  • [23] Channel Film Thickness Effect of Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
    Ma, William Cheng-Yu
    Chiang, Tsung-Yu
    Yeh, Chi-Ruei
    Chao, Tien-Sheng
    Lei, Tan-Fu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 1268 - 1272
  • [24] Polycrystalline silicon thin-film transistor with metal-replaced junctions
    Wong, Man
    Zhang, Dongli
    Chow, Thomas
    AD'07: PROCEEDINGS OF ASIA DISPLAY 2007, VOLS 1 AND 2, 2007, : 507 - 512
  • [25] A fabrication method of polycrystalline-silicon thin-film transistors with contrastive characteristics on one substrate
    Kang, Il-Suk
    Han, Shin-Hee
    Joo, Seung-Ki
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2007, 10 (10) : H296 - H298
  • [26] An Investigation of Electrothermal Characteristics on Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
    Tai, Ya-Li
    Lee, Jam-Wem
    Lien, Chen-Hsin
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (01) : 96 - 99
  • [27] Analysis of Photon-Induced Drain Current in Polycrystalline-Silicon Thin-Film Transistors
    Ikeda, Hiroyuki
    Sano, Nobuyuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (10) : 1012011 - 1012018
  • [28] An Experimental Study of Block-Oxide Source/Drain-Tied Polycrystalline-Silicon Thin-Film Transistors With Additional Polycrystalline-Silicon Body
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    Fan, Yi-Hsuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3377 - 3381
  • [29] Toward efficient thin-film polycrystalline-silicon modules using interdigitated top contacts
    Gordon, Ivan
    Van Nieuwenhuysen, Kris
    Carnel, Lode
    Van Gestel, Dries
    Beaucarne, Guy
    Poortmans, Jef
    CONFERENCE RECORD OF THE 2006 IEEE 4TH WORLD CONFERENCE ON PHOTOVOLTAIC ENERGY CONVERSION, VOLS 1 AND 2, 2006, : 2066 - +
  • [30] MECHANISM OF NEGATIVE-BIAS TEMPERATURE INSTABILITY IN POLYCRYSTALLINE-SILICON THIN-FILM TRANSISTORS
    MAEDA, S
    MAEGAWA, S
    IPPOSHI, T
    NISHIMURA, H
    ICHIKI, T
    MITSUHASHI, J
    ASHIDA, M
    MURAGISHI, T
    INOUE, Y
    NISHIMURA, T
    JOURNAL OF APPLIED PHYSICS, 1994, 76 (12) : 8160 - 8166
12345