A Digital Calibration Technique for DAC Mismatches in Delta-Sigma Modulators

被引:3
|
作者
Yu, Wenhuan [1 ]
Temes, Gabor C. [1 ]
机构
[1] Oregon State Univ, Dept EECS, Corvallis, OR 97331 USA
关键词
D O I
10.1109/ISCAS.2009.5118011
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A digital calibration technique is proposed for DAC mismatches in delta-sigma (Delta Sigma) modulators. The delta-sigma modulator works as an incremental ADC in the calibration mode. The DAC mismatches are found by solving linear equations and are compensated digitally. The technique can be used in double-sampling delta-sigma modulators as well.
引用
收藏
页码:1337 / 1340
页数:4
相关论文
共 50 条
  • [41] Approaches to Mitigating the Impact of DAC Mismatch on the Performance of Continuous-Time Delta-Sigma Modulators
    Ding, Chongjun
    Manoli, Yiannos
    Keller, Matthias
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 329 - 332
  • [42] Digital Calibration of Capacitor Mismatch in Sigma-Delta Modulators
    Lee, Seung-Chul
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (04) : 690 - 698
  • [43] A Background Calibration Method for DAC Mismatch Correction in Multibit Sigma-Delta Modulators
    Ali, Shafqat
    Tanner, Steve
    Farine, Pierre Andre
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 427 - 430
  • [44] An efficient behavioral model for delta-sigma modulators
    Wu, JY
    Bibyk, SB
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 227 - 230
  • [45] AN ANALYSIS OF NONLINEAR BEHAVIOR IN DELTA-SIGMA MODULATORS
    ARDALAN, SH
    PAULOS, JJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (06): : 593 - 603
  • [46] Delta-Sigma Modulators for Modular Multilevel Converters
    Jiang, Hao
    Venkataramanan, Giri
    2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 1473 - 1478
  • [47] Millimeter-Wave Delta-Sigma Modulators
    Hart, Adam
    Chalvatzis, Theodoros
    Garcia, Patrice
    Voinigescu, Sorin P.
    2008 IEEE CSIC SYMPOSIUM, 2008, : 154 - +
  • [48] Design of Baseband Digital Delta-Sigma Modulators in 180nm CMOS
    Varona, J.
    Velazquez, R.
    Tecpoyotl, M.
    IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (05) : 1272 - 1278
  • [49] Digital excess loop delay compensation for high speed delta-sigma modulators
    Jabbour, C.
    Nguyen, V. T.
    Srini, V.
    Aggarwal, S.
    ELECTRONICS LETTERS, 2015, 51 (15) : 1155 - 1156
  • [50] Spurious tones in digital delta-sigma modulators resulting from pseudorandom dither
    Kennedy, Michael Peter
    Mo, Hongjia
    Fitzgibbon, Brian
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2015, 352 (08): : 3325 - 3344