Charge-Based Modeling of Long-Channel Symmetric Double-Gate Junction FETs-Part I: Drain Current and Transconductances

被引:7
|
作者
Makris, Nikolaos [1 ]
Jazaeri, Farzan [2 ]
Sallese, Jean-Michel [2 ]
Sharma, Rupendra Kumar [3 ]
Bucher, Matthias [1 ]
机构
[1] Tech Univ Crete, Sch Elect & Comp Engn, Khania 73100, Greece
[2] Ecole Polytech Fed Lausanne, Sch Engn, CH-1015 Lausanne, Switzerland
[3] Czech Tech Univ, Dept Microelect, Prague 16627, Czech Republic
基金
瑞士国家科学基金会;
关键词
Analytical model; circuit simulation; compact model; junction field-effect transistor (JFET); temperature effect; FIELD-EFFECT TRANSISTORS; CIRCUIT SIMULATION; JFET; MOSFETS; VOLTAGE;
D O I
10.1109/TED.2018.2838101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The double-gate (DG) junction field-effect transistor (JFET) is a classical electron device, with a simple structure that presents many advantages in terms of not only device fabrication but also its operation. The device has been largely used in low-noise applications, but also more recently, in power electronics. Physics-based compact models for JFETs, contrary to MOSFETs, are, however, scarce. In this paper, an analytical, charge-based model is established for the mobile charges, drain current, and transconductances of symmetric DG JFETs, covering all regions of device operation. The model is unified and continuous from subthreshold to linear and saturation operation and is valid over a large temperature range. This charge-based model constitutes the basis of a full compact model of the DG JFET.
引用
收藏
页码:2744 / 2750
页数:7
相关论文
共 47 条
  • [41] Modeling of Threshold Voltage and Subthreshold Current for P-Channel Symmetric Double-Gate MOSFET in Nanoscale Regime
    Ahmed, Rekib Uddin
    Saha, Prabir
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 179 - 183
  • [42] Analytical Drain Current Model for Long Channel Double-Gate Negative Capacitance Junctionless Transistors Using Landau Theory
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 35 - 38
  • [43] Potential and Drain Current Modeling of Gate-All-Around Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers
    Khaveh, Hamid Reza Tajik
    Mohammadi, Saeed
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 5021 - 5029
  • [44] A quasi-two-dimensional compact drain-current model for undoped symmetric double-gate MOSFETs including short-channel effects
    Lime, Francois
    Iniguez, Benjamin
    Moldovan, Oana
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1441 - 1448
  • [45] An implicit analytical surface potential based model for long channel symmetric double-gate MOSFETs accounting for oxide and interface trapped charges
    Livingston, Ian P.
    Esqueda, Ivan S.
    Barnaby, Hugh J.
    SOLID-STATE ELECTRONICS, 2022, 187
  • [46] Compact Current Modeling of Fully Depleted Symmetric Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors with Doped Short-Channel
    Choi, Bvung-Kil
    Jeong, Min-Kyu
    Kwon, Hyuck-In
    Shin, Hyungcheol
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (11) : 8253 - 8260
  • [47] Surface potential and mobile charge based drain current modeling of double gate junctionless accumulation mode negative capacitance field effect transistor
    Yadav, Snehlata
    Rewari, Sonam
    Pandey, Rajeshwari
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (02)