A Reconfigurable Co-processor for GMM-Based Classifier

被引：0

作者：

Wang, Wei ^{[2
]}

Liang, Weiqian ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

[2] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an efficient and reconfigurable co-processor to calculate Mahalanobis distance, which is the most computation-intensive part in the GMM (Gaussian Mixture Models)-based classifier. The Mahalanobis distance's calculation is divided into three parts (vector-vector subtraction, matrix-vector multiplication, and vector-vector multiplication) and these three parts can operate in a parallel way. The proposed architecture was implemented in Xilinx FPGA XC5VLX110T. Tested with a 358-state 3-mixture 39-feature 800-word HMM, co-processor operates at 35MHz to meet real-time requirement of speech recognition.

引用

页码：343 / +

页数：2

共 50 条

[21] GMM-BASED SIGNIFICANCE DECODING
Abdelaziz, Ahmed Hussen
Zeiler, Steffen
Kolossa, Dorothea
Leutnant, Volker
Haeb-Umbach, Reinhold
2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 6827 - 6831
[22] Comparison of One and Two-Level Architecture of the GMM-Based Speaker Age Classifier
Pribil, Jiri
Pribilova, Anna
Matousek, Jindrich
2016 39TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2016, : 299 - 302
[23] Performance analysis of bus-based interconnects for a run-time reconfigurable co-processor platform
Albrecht, Carsten
Ross, Philipp
Koch, Roman
Pionteck, Thilo
Maehle, Erik
PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, : 200 - 205
[24] A DSP co-processor for the ARM RISC processor
Walsh, D
ELECTRONIC ENGINEERING, 1997, 69 (842): : 43 - +
[25] A programmable co-processor for profiling
Zilles, CB
Sohi, GS
HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, : 241 - 252
[26] Implementation of a cryptographic co-processor
Kakarountas, A. P.
Michail, H.
PROCEEDINGS OF THE 6TH WSEAS INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND PRIVACY (ISP '07): ADVANCED TOPICS IN INFORMATION SECURITY AND PRIVACY, 2007, : 160 - 165
[27] Data manipulation co-processor
Labib, GA
ELECTRONICS WORLD, 2005, 111 (1829): : 20 - 26
[28] ML Based Co-processor Verification in SoC Environment
Pruthvi, D.
Srividya, P.
Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2023, 44 (10): : 131 - 142
[29] Hi-performance co-processor based on FPGA
Gromilin, GI
Devjatajkin, AM
Lysakov, KF
Shadrin, MJ
Proceedings of the Second IASTED International Multi-Conference on Automation, Control, and Information Technology - Automation, Control, and Applications, 2005, : 89 - 92
[30] The Realization of FFT Algorithm based on FPGA Co-processor
He, Hongjiang
Guo, Hui
2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL III, PROCEEDINGS, 2008, : 239 - 243

← 1 2 3 4 5 →