ARM 1176 implementation in SOI 45nm technology and silicon measurement

被引：0

作者：

Pottier, Remy ^{[1
]}

Tong, Jonathan ^{[1
]}

Hawkins, Chris ^{[1
]}

Kundu, Roma ^{[1
]}

Pelloie, Jean-Luc ^{[1
]}

机构：

[1] ARM, F-38000 Grenoble, France

来源：

2009 IEEE INTERNATIONAL SOI CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper demonstrates the strong power savings of IBM's commercially available 45nm high performance SOI technology on a standard ARM core compared with bulk CMOS low power technology. The benefits are shown for a typical design point for an ARM 11 implementation in mobile phone application. The implementation used standard SOI libraries from ARM and EDA tools.

引用

页码：145 / 148

页数：4

共 50 条

[31] The Impact of Stain Technology on FUSI Gate SOI CMOSFET and Device Performance Enhancement for 45nm node and Beyond
Yeh, Wen-Kuan
Wang, Jean-An
Lin, Chien-Ting
Cheng, Li-Wei
Ma, Mike
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 130 - +
[32] GDI logic implementation of uniform sized CSLA architectures in 45 nm SOI technology
Saji, Jubal
Kamal, Shoaib
MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 18 - 27
[33] A 45nm SOI-CMOS PLL with a Wideband LC-VCO
Lee, Kun-Seok
Beck, Sungho
Jeon, Hamhee
Yoon, Youngchang
Choi, Jaehyouk
Lee, Chang-Ho
Kenney, J. Stevenson
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[34] Hardware Implementation of HEVC Inverse Transform in 45nm CMOS
Calusdian, Richard
Stillmaker, Aaron
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
[35] A Study of Interferences Inside an RF Switch Array in 45nm SOI CMOS
Wang, Chenkun
Lu, Fei
Chen, Qi
Zhang, Feilong
Li, Cheng
Wang, Dawn
Wang, Albert
2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
[36] 45nm PD SOI FET gate resistance optimization for mmw applications
Lederer, D.
Jain, S.
Saroop, S.
Kumar, A.
Freeman, G.
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
[37] Model-based scattering bars implementation for 65nm and 45nm nodes using IML™ technology
Hsu, M
Van Den Broeke, D
Laidig, T
Wampler, KE
Hollerbach, U
Socha, R
Chen, JF
Hsu, S
Shi, XL
Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 659 - 671
[38] Controlling CD uniformity for 45nm technology node applications
Plumhoff, J.
Srinivasan, S.
Westerman, R.
Johnson, D.
Constantine, C.
PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
[39] Litho metrology challenges for the 45nm technology node and beyond
Allgair, John A.
Bunday, Benjamin D.
Bishop, Mike
Lipscomb, Pete
Orji, Ndubuisi G.
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
[40] The effects of RET on process capability for 45nm technology node
Zhang, F
Li, YQ
2ND INTERNATIONAL CONFERENCE ON ADVANCED OPTICAL MANUFACTURING AND TESTING TECHNOLOGIES: ADVANCED OPTICAL MANUFACTURING TECHNOLOGIES, 2006, 6149

← 1 2 3 4 5 →